Hardware Specification, Verification and Synthesis: Mathematical Aspects
Editat de Miriam Leeser, Geoffrey Brownen Limba Engleză Paperback – 14 feb 1990
Preț: 326.91 lei
Preț vechi: 408.64 lei
-20% Nou
Puncte Express: 490
Preț estimativ în valută:
57.85€ • 67.46$ • 50.79£
57.85€ • 67.46$ • 50.79£
Carte tipărită la comandă
Livrare economică 15-29 ianuarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780387972268
ISBN-10: 0387972269
Pagini: 412
Ilustrații: VIII, 404 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.62 kg
Ediția:1990
Editura: Springer
Locul publicării:New York, NY, United States
ISBN-10: 0387972269
Pagini: 412
Ilustrații: VIII, 404 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.62 kg
Ediția:1990
Editura: Springer
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Design for verifiability.- Verification of synchronous circuits by symbolic logic simulation.- Constraints, abstraction, and verification.- Formalising the design of an SECD chip.- Reasoning about state machines in higher-order logic.- A mechanically derived systolic implementation of pyramid initialization.- Behavior-preserving transformations for high-level synthesis.- From programs to transistors: Verifying hardware synthesis tools.- Combining engineering vigor with mathematical rigor.- Totally verified systems: Linking verified software to verified hardware.- What's in a timing discipline? Considerations in the specification and synthesis of systems with interacting asynchronous and synchronous components.- Complete trace structures.- The design of a delay-insensitive microprocessor: An example of circuit synthesis by program transformation.- Manipulating logical organization with system factorizations.- The verification of a bit-slice ALU.- Verification of a pipelined microprocessor using clio.- Verification of combinational logic in Nuprl.- Veritas+: A specification language based on type theory.- Categories for the working hardware designer.