Hardware Specification, Verification and Synthesis: Mathematical Aspects: Lecture Notes in Computer Science, cartea 408
Editat de Miriam Leeser, Geoffrey Brownen Limba Engleză Paperback – 14 feb 1990
Din seria Lecture Notes in Computer Science
- 20%
Preț: 558.53 lei - 20%
Preț: 571.88 lei - 20%
Preț: 675.83 lei - 20%
Preț: 1020.28 lei - 20%
Preț: 620.33 lei - 20%
Preț: 560.93 lei - 20%
Preț: 633.70 lei - 20%
Preț: 678.21 lei - 20%
Preț: 1359.66 lei - 20%
Preț: 560.93 lei - 20%
Preț: 733.68 lei - 20%
Preț: 793.92 lei - 15%
Preț: 558.12 lei - 20%
Preț: 793.92 lei - 20%
Preț: 560.93 lei - 20%
Preț: 748.63 lei - 20%
Preț: 562.49 lei - 20%
Preț: 1246.46 lei - 20%
Preț: 449.81 lei - 20%
Preț: 556.96 lei - 20%
Preț: 562.49 lei - 20%
Preț: 851.78 lei - 20%
Preț: 313.10 lei - 18%
Preț: 945.44 lei - 20%
Preț: 314.86 lei - 20%
Preț: 560.93 lei - 20%
Preț: 313.87 lei - 20%
Preț: 1033.45 lei - 20%
Preț: 563.29 lei - 20%
Preț: 733.68 lei - 20%
Preț: 1137.10 lei - 20%
Preț: 735.28 lei - 20%
Preț: 1079.23 lei - 20%
Preț: 560.11 lei - 20%
Preț: 791.54 lei - 15%
Preț: 672.87 lei - 20%
Preț: 1032.47 lei - 20%
Preț: 617.17 lei - 20%
Preț: 1022.15 lei - 20%
Preț: 984.64 lei - 20%
Preț: 620.33 lei - 20%
Preț: 979.25 lei - 20%
Preț: 402.28 lei - 20%
Preț: 316.28 lei - 20%
Preț: 636.06 lei - 20%
Preț: 320.24 lei - 20%
Preț: 328.94 lei
Preț: 327.92 lei
Preț vechi: 409.89 lei
-20%
Puncte Express: 492
Preț estimativ în valută:
57.97€ • 67.17$ • 50.13£
57.97€ • 67.17$ • 50.13£
Carte tipărită la comandă
Livrare economică 07-21 mai
Specificații
ISBN-13: 9780387972268
ISBN-10: 0387972269
Pagini: 412
Ilustrații: VIII, 404 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.62 kg
Ediția:1990
Editura: Springer
Colecția Lecture Notes in Computer Science
Seria Lecture Notes in Computer Science
Locul publicării:New York, NY, United States
ISBN-10: 0387972269
Pagini: 412
Ilustrații: VIII, 404 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.62 kg
Ediția:1990
Editura: Springer
Colecția Lecture Notes in Computer Science
Seria Lecture Notes in Computer Science
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Design for verifiability.- Verification of synchronous circuits by symbolic logic simulation.- Constraints, abstraction, and verification.- Formalising the design of an SECD chip.- Reasoning about state machines in higher-order logic.- A mechanically derived systolic implementation of pyramid initialization.- Behavior-preserving transformations for high-level synthesis.- From programs to transistors: Verifying hardware synthesis tools.- Combining engineering vigor with mathematical rigor.- Totally verified systems: Linking verified software to verified hardware.- What's in a timing discipline? Considerations in the specification and synthesis of systems with interacting asynchronous and synchronous components.- Complete trace structures.- The design of a delay-insensitive microprocessor: An example of circuit synthesis by program transformation.- Manipulating logical organization with system factorizations.- The verification of a bit-slice ALU.- Verification of a pipelined microprocessor using clio.- Verification of combinational logic in Nuprl.- Veritas+: A specification language based on type theory.- Categories for the working hardware designer.