Cantitate/Preț
Produs
Total produse
Vezi coșul
Constructive Side-Channel Analysis and Secure Design: 15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings de Naofumi Homma

Constructive Side-Channel Analysis and Secure Design: 15th International Workshop, COSADE 2024, Gardanne, France, April 9–10, 2024, Proceedings: Lecture Notes in Computer Science, cartea 14595

Editat de Naofumi Homma Autor Romain Wacquez
en Limba Engleză Paperback – 17 apr 2024
This book constitutes the refereed proceedings of the 15th International Workshop on Constructive Side-Channel Analysis and Secure Design, COSADE 2024, held in  Gardanne, France, during April 9–10, 2024. 
The 14 full papers included in this book were carefully reviewed and selected from 42 submissions. They were organized in topical sections as follows: Analyses and Tools; Attack Methods; Deep-Learning-Based Side-Channel Attacks; PUF/RNG; and Cryptographic Implementations.
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 40228 lei

Preț vechi: 50284 lei
-20%

Puncte Express: 603
Preț estimativ în valută:
7112€ • 8479$ • 6168£

Carte disponibilă

Livrare economică 23 februarie-09 martie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă

Specificații

ISBN-13: 9783031575426
ISBN-10: 3031575423
Pagini: 282
Ilustrații: X, 282 p. 115 illus., 92 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.43 kg
Ediția:2024
Editura: Springer Nature Switzerland
Colecția Springer
Seria Lecture Notes in Computer Science

Locul publicării:Cham, Switzerland

Cuprins

​Analyses and Tools.- Characterizing and Modeling Synchronous Clock-Glitch Fault Injection.-  On-chip evaluation of voltage drops and fault occurrence induced by Si backside EM injection.- EFFLUX-F2: A high performance hardware security evaluation board.- Attack Methods.- Practical Improvements to Statistical Ineffective Fault Attacks.- CAPABARA: A Combined Attack on CAPA.- Deep-Learning-Based Side-Channel Attacks.- Exploring Multi-Task Learning in the Context of Masked AES Implementations.- The Need for MORE: Unsupervised Side-channel Analysis with Single Network Training and Multi-output Regression.-  Towards Private Deep Learning-Based Side-Channel Analysis using Homomorphic Encryption.- PUF/RNG.- Leakage Sources of the ICLooPUF: Analysis of a Side-Channel Protected Oscillator-Based PUF.- Impact of Process Mismatch and Device Aging on SR-Latch Based True Random Number Generators.- Lightweight Leakage-Resilient PRNG from TBCs using Superposition.- Cryptographic Implementations.- The Impact of Hash Primitives and Communication Overhead for Hardware-Accelerated SPHINCS+.-  HaMAYO: A Fault-Tolerant Reconfigurable Hardware Implementation of the MAYO Signature Scheme.-  Combining Loop Shuffling and Code Polymorphism for Enhanced AES Side-Channel Security.