Applied Reconfigurable Computing: Lecture Notes in Computer Science, cartea 11444
Editat de Christian Hochberger, Brent Nelson, Andreas Koch, Roger Woods, Pedro Dinizen Limba Engleză Paperback – 29 mar 2019
The 20 full papers and 7 short papers presented in this volume were carefully reviewed and selected from 52 submissions. In addition, the volume contains 1 invited paper. The papers were organized in topical sections named: Applications; partial reconfiguration and security; image/video processing; high-level synthesis; CGRAs and vector processing; architectures; design frameworks and methodology; convolutional neural networks.
Din seria Lecture Notes in Computer Science
- 20%
Preț: 558.53 lei - 20%
Preț: 571.88 lei - 20%
Preț: 675.83 lei - 20%
Preț: 1020.28 lei - 20%
Preț: 620.33 lei - 20%
Preț: 560.93 lei - 20%
Preț: 633.70 lei - 20%
Preț: 678.21 lei - 20%
Preț: 1359.66 lei - 20%
Preț: 560.93 lei - 20%
Preț: 733.68 lei - 20%
Preț: 793.92 lei - 15%
Preț: 558.12 lei - 20%
Preț: 793.92 lei - 20%
Preț: 560.93 lei - 20%
Preț: 748.63 lei - 20%
Preț: 562.49 lei - 20%
Preț: 1246.46 lei - 20%
Preț: 449.81 lei - 20%
Preț: 556.96 lei - 20%
Preț: 562.49 lei - 20%
Preț: 851.78 lei - 20%
Preț: 313.10 lei - 18%
Preț: 945.44 lei - 20%
Preț: 314.86 lei - 20%
Preț: 560.93 lei - 20%
Preț: 313.87 lei - 20%
Preț: 1033.45 lei - 20%
Preț: 563.29 lei - 20%
Preț: 733.68 lei - 20%
Preț: 1137.10 lei - 20%
Preț: 735.28 lei - 20%
Preț: 1079.23 lei - 20%
Preț: 560.11 lei - 20%
Preț: 791.54 lei - 15%
Preț: 672.87 lei - 20%
Preț: 1032.47 lei - 20%
Preț: 617.17 lei - 20%
Preț: 1022.15 lei - 20%
Preț: 984.64 lei - 20%
Preț: 620.33 lei - 20%
Preț: 979.25 lei - 20%
Preț: 402.28 lei - 20%
Preț: 316.28 lei - 20%
Preț: 636.06 lei - 20%
Preț: 320.24 lei - 20%
Preț: 328.94 lei
Preț: 328.93 lei
Preț vechi: 411.16 lei
-20%
Puncte Express: 493
Preț estimativ în valută:
58.13€ • 67.09$ • 50.70£
58.13€ • 67.09$ • 50.70£
Carte tipărită la comandă
Livrare economică 18 mai-01 iunie
Specificații
ISBN-13: 9783030172268
ISBN-10: 3030172260
Pagini: 432
Ilustrații: XIII, 418 p. 217 illus., 110 illus. in color.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.65 kg
Ediția:1st ed. 2019
Editura: Springer
Colecția Lecture Notes in Computer Science
Seria Lecture Notes in Computer Science
Locul publicării:Cham, Switzerland
ISBN-10: 3030172260
Pagini: 432
Ilustrații: XIII, 418 p. 217 illus., 110 illus. in color.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.65 kg
Ediția:1st ed. 2019
Editura: Springer
Colecția Lecture Notes in Computer Science
Seria Lecture Notes in Computer Science
Locul publicării:Cham, Switzerland
Cuprins
Applications.- Fault-Tolerant Architecture for On-Board Dual-Core Synthetic-Aperture Radar Imaging.- Optimizing CNN-based Hyperspectral Image Classification on FPGAs.- Supporting Columnar In-Memory Formats on FPGA: The Hardware Design of Fletcher for Apache Arrow.- A Novel Encoder for TDCs.- A Resource Reduced Application-Specific FPGA Switch.- Software-Defined FPGA Accelerator Design for Mobile Deep Learning Applications.- Partial Reconfiguration and Security.- Probabilistic Performance Modelling when using Partial Reconfiguration to Accelerate Streaming Applications with Non-Deterministic Task Scheduling.- Leveraging the Partial Reconfiguration Capability of FPGAs for Processor-Based Fail-Operational Systems.- (ReCo)Fuse Your PRC or Lose Security: Finally Reliable Reconfiguration-based Countermeasures on FPGAs.- Proof-Carrying Hardware versus the Stealthy Malicious LUT Hardware Trojan.- Secure Local Configuration of Intellectual Property Without a Trusted Third Party.- Image/Video Processing.- HiFlipVX: an Open Source High-Level Synthesis FPGA Library for Image Processing.- Real-time FPGA implementation of connected component labelling for a 4K video stream.- A Scalable FPGA-based Architecture for Depth Estimation in SLAM.- High-Level Synthesis.- Evaluating LULESH Kernels on OpenCL FPGA.- The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems.- Graph-based Code Restructuring Targeting HLS for FPGAs.- CGRAs and Vector Processing.- UltraSynth: Integration of a CGRA into a Control Engineering Environment.- Exploiting reconfigurable vector processing for energy-efficient computation in 3D-stacked memories.- Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms.- Architectures.- ReM: a Reconfigurable Multipotent Cell for New Distributed Reconfigurable Architectures.- Update or Invalidate: Influence of Coherence Protocols on Configurable HW Accelerators.- Design Frameworks and Methodology.- Hybrid Prototyping for Manycore Design and Validation.- Evaluation of FPGA Partitioning Schemes for Time and Space Sharing of Heterogeneous Tasks.- Invited Talk.- Third Party CAD Tools for FPGA Design | A Survey of the Current Landscape.- Convolutional Neural Networks.- Filter-wise Pruning Approach to FPGA Implementation of Fully Convolutional Network for Semantic Segmentation.- Exploring Data Size to Run Convolutional Neural Networks in Low Density FPGAs.- Faster Convolutional Neural Networks in Low Density FPGAs using Block Pruning.