Cryptographic Hardware and Embedded Systems - CHES 2006: 8th International Workshop, Yokohama, Japan, October 10-13, 2006, Proceedings: Lecture Notes in Computer Science, cartea 4249
Editat de Louis Goubin, Mitsuru Matsuien Limba Engleză Paperback – 27 sep 2006
Din seria Lecture Notes in Computer Science
- 20%
Preț: 323.37 lei - 20%
Preț: 461.65 lei - 20%
Preț: 461.32 lei - 20%
Preț: 390.69 lei - 20%
Preț: 527.36 lei - 15%
Preț: 388.50 lei - 20%
Preț: 461.52 lei - 20%
Preț: 390.35 lei - 20%
Preț: 496.64 lei - 20%
Preț: 461.52 lei - 20%
Preț: 389.72 lei - 15%
Preț: 461.85 lei - 20%
Preț: 389.90 lei - 20%
Preț: 497.04 lei - 20%
Preț: 462.05 lei - 20%
Preț: 252.15 lei - 20%
Preț: 391.14 lei - 20%
Preț: 532.54 lei - 20%
Preț: 461.83 lei - 20%
Preț: 255.91 lei - 20%
Preț: 498.46 lei - 20%
Preț: 497.55 lei - 20%
Preț: 499.36 lei - 20%
Preț: 390.12 lei - 20%
Preț: 391.20 lei - 20%
Preț: 391.14 lei - 20%
Preț: 391.20 lei - 20%
Preț: 390.35 lei - 20%
Preț: 461.77 lei - 20%
Preț: 392.64 lei - 20%
Preț: 461.06 lei - 20%
Preț: 461.65 lei - 20%
Preț: 390.18 lei - 20%
Preț: 639.72 lei - 20%
Preț: 390.94 lei - 20%
Preț: 391.86 lei - 20%
Preț: 389.85 lei - 20%
Preț: 498.32 lei - 20%
Preț: 462.67 lei - 20%
Preț: 460.98 lei - 20%
Preț: 424.26 lei - 5%
Preț: 516.27 lei - 15%
Preț: 535.92 lei - 20%
Preț: 532.28 lei - 20%
Preț: 403.00 lei - 20%
Preț: 535.77 lei - 20%
Preț: 461.57 lei - 20%
Preț: 498.50 lei - 20%
Preț: 461.83 lei - 20%
Preț: 249.95 lei
Preț: 384.48 lei
Puncte Express: 577
Preț estimativ în valută:
68.04€ • 79.52$ • 59.08£
68.04€ • 79.52$ • 59.08£
Carte tipărită la comandă
Livrare economică 19 februarie-05 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540465591
ISBN-10: 3540465596
Pagini: 484
Ilustrații: XII, 462 p.
Dimensiuni: 155 x 235 x 29 mm
Greutate: 0.69 kg
Ediția:2006
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Security and Cryptology
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540465596
Pagini: 484
Ilustrații: XII, 462 p.
Dimensiuni: 155 x 235 x 29 mm
Greutate: 0.69 kg
Ediția:2006
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Security and Cryptology
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Side Channels I.- Template Attacks in Principal Subspaces.- Templates vs. Stochastic Methods.- Towards Security Limits in Side-Channel Attacks.- Low Resources.- HIGHT: A New Block Cipher Suitable for Low-Resource Device.- Invited Talk I.- Integer Factoring Utilizing PC Cluster.- Hardware Attacks and Countermeasures I.- Optically Enhanced Position-Locked Power Analysis.- Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations.- A Generalized Method of Differential Fault Attack Against AES Cryptosystem.- Special Purpose Hardware.- Breaking Ciphers with COPACOBANA –A Cost-Optimized Parallel Code Breaker.- Implementing the Elliptic Curve Method of Factoring in Reconfigurable Hardware.- Efficient Algorithms for Embedded Processors.- Implementing Cryptographic Pairings on Smartcards.- SPA-Resistant Scalar Multiplication on Hyperelliptic Curve Cryptosystems Combining Divisor Decomposition Technique and Joint Regular Form.- Fast Generation of Prime Numbers on Portable Devices: An Update.- Side Channels II.- A Proposition for Correlation Power Analysis Enhancement.- High-Resolution Side-Channel Attack Using Phase-Based Waveform Matching.- Cache-Collision Timing Attacks Against AES.- Provably Secure S-Box Implementation Based on Fourier Transform.- Invited Talk II.- The Outer Limits of RFID Security.- Hardware Attacks and Countermeasures II.- Three-Phase Dual-Rail Pre-charge Logic.- Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage.- Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style.- Efficient Hardware I.- Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors.- NanoCMOS-Molecular Realization of Rijndael.- Improving SHA-2 Hardware Implementations.- Trusted Computing.-Offline Hardware/Software Authentication for Reconfigurable Platforms.- Side Channels III.- Why One Should Also Secure RSA Public Key Elements.- Power Attack on Small RSA Public Exponent.- Unified Point Addition Formulæ and Side-Channel Attacks.- Hardware Attacks and Countermeasures III.- Read-Proof Hardware from Protective Coatings.- Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits.- Automated Design of Cryptographic Devices Resistant to Multiple Side-Channel Attacks.- Invited Talk III.- Challenges for Trusted Computing.- Efficient Hardware II.- Superscalar Coprocessor for High-Speed Curve-Based Cryptography.- Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller.- FPGA Implementation of Point Multiplication on Koblitz Curves Using Kleinian Integers.