Architecture of Computing Systems: 34th International Conference, ARCS 2021, Virtual Event, June 7–8, 2021, Proceedings: Lecture Notes in Computer Science, cartea 12800
Editat de Christian Hochberger, Lars Bauer, Thilo Piontecken Limba Engleză Paperback – 15 iul 2021
The 12 full papers in this volume were carefully reviewed and selected from 24 submissions. 2 workshop papers (VEFRE) are also included. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from fully integrated, self-powered embedded systems up to high-performance computing systems. It also provides a platform covering newly emerging and cross-cutting topics, such as autonomous and ubiquitous systems, reconfigurable computing and acceleration, neural networks and artificial intelligence. The selected papers cover a variety of topics from the ARCS core domains, including heterogeneous computing, memory optimizations, and organic computing.
Din seria Lecture Notes in Computer Science
- 20%
Preț: 1020.28 lei -
Preț: 395.25 lei - 20%
Preț: 327.36 lei - 20%
Preț: 556.96 lei - 20%
Preț: 400.77 lei - 15%
Preț: 558.12 lei - 20%
Preț: 328.94 lei - 20%
Preț: 340.04 lei - 20%
Preț: 487.46 lei - 20%
Preț: 629.71 lei - 20%
Preț: 386.08 lei - 20%
Preț: 489.11 lei - 20%
Preț: 620.33 lei - 20%
Preț: 733.68 lei - 20%
Preț: 1033.45 lei - 20%
Preț: 782.57 lei - 20%
Preț: 679.09 lei - 20%
Preț: 330.54 lei - 20%
Preț: 1137.10 lei - 20%
Preț: 435.28 lei - 20%
Preț: 375.72 lei - 20%
Preț: 342.61 lei - 20%
Preț: 432.78 lei - 20%
Preț: 904.16 lei - 20%
Preț: 1391.87 lei - 20%
Preț: 373.80 lei - 20%
Preț: 400.17 lei - 20%
Preț: 1359.66 lei - 20%
Preț: 984.64 lei - 20%
Preț: 560.93 lei - 20%
Preț: 731.97 lei - 20%
Preț: 563.29 lei - 20%
Preț: 403.00 lei - 20%
Preț: 793.92 lei - 20%
Preț: 324.19 lei - 20%
Preț: 733.68 lei - 20%
Preț: 336.86 lei - 20%
Preț: 327.36 lei - 20%
Preț: 573.45 lei - 20%
Preț: 558.53 lei - 20%
Preț: 850.42 lei - 20%
Preț: 560.93 lei - 20%
Preț: 560.93 lei - 20%
Preț: 631.96 lei - 20%
Preț: 568.70 lei - 20%
Preț: 488.90 lei - 20%
Preț: 293.24 lei
Preț: 317.55 lei
Preț vechi: 396.94 lei
-20%
Puncte Express: 476
Preț estimativ în valută:
56.14€ • 66.93$ • 48.69£
56.14€ • 66.93$ • 48.69£
Carte tipărită la comandă
Livrare economică 16-30 martie
Specificații
ISBN-13: 9783030816810
ISBN-10: 3030816818
Pagini: 229
Ilustrații: XVIII, 229 p. 81 illus., 67 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.35 kg
Ediția:1st ed. 2021
Editura: Springer International Publishing
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Cham, Switzerland
ISBN-10: 3030816818
Pagini: 229
Ilustrații: XVIII, 229 p. 81 illus., 67 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.35 kg
Ediția:1st ed. 2021
Editura: Springer International Publishing
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Cham, Switzerland
Cuprins
Memory Organization.- Locality: The 3rd Wall and The Need for Innovation in Parallel Architectures.- Static extraction of memory access profiles for multi-core interference analysis of real-time tasks.- Transparent Resilience for Approximate DRAM.- Heterogeneous Computing.- Automatic Mapping of Parallel Pattern-based Algorithms on Heterogeneous Architectures.- Assessing and Improving the Suitability of Model-Based Design for GPU-Accelerated Railway Control Systems.- DRT: A Lightweight Runtime for Developing Benchmarks for a Dataflow Execution Model.- Instruction Set Transformations.- Performance Gain of a Data Flow Oriented ISA as Replacement for Java Bytecode.- Towards Transparent Dynamic Binary Translation from RISC-V to a CGRA.- Organic Computing.- An Organic Computing System for Automated Testing.- Evaluating a Priority-Based Task Distribution Strategy for an Artificial Hormone System.- Low Power Design.- Streamlining the OpenMP Programming Model on Ultra-Low-Power Multi-Core MCUs.- Energy Efficient Power-Management for Out-of-Order Processors using Cyclic Power-Gating.- VEFRE Workshop.- BCH 2-Bit and 3-Bit Error Correction with Fast Multi-Bit Error Detection.- Evaluating Soft Error Mitigation Trade-offs During Early Design Stages.