Cantitate/Preț
Produs
Total produse
Vezi coșul
A Pipelined Multi-Core Machine with Operating System Support de Petro Lutsyk

A Pipelined Multi-Core Machine with Operating System Support: Lecture Notes in Computer Science, cartea 9999

Autor Petro Lutsyk, Jonas Oberhauser, Wolfgang J. Paul
en Limba Engleză Paperback – 10 mai 2020
This work is building on results from the book named “A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness” by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.
It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:

• MIPS instruction set architecture (ISA) for application and for system programming

• cache coherent memory system
• store buffers in front of the data caches
• interrupts and exceptions
• memory management units (MMUs) • pipelined processors: the classical five-stage pipeline is extended by two pipeline
stages for address translation
• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)
• I/O-interrupt controller and a disk
 
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 33979 lei

Preț vechi: 42474 lei
-20%

Puncte Express: 510

Carte tipărită la comandă

Livrare economică 21 mai-04 iunie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă

Specificații

ISBN-13: 9783030432423
ISBN-10: 3030432424
Pagini: 644
Ilustrații: XV, 628 p. 1 illus.
Dimensiuni: 155 x 235 x 35 mm
Greutate: 0.96 kg
Ediția:1st ed. 2020
Editura: Springer
Colecția Lecture Notes in Computer Science
Seria Lecture Notes in Computer Science

Locul publicării:Cham, Switzerland

Cuprins

Introductory material.- on hierarchical hardware design.- hardware library.- basic processor design.- pipelining.- cache memory systems.- interrupt mechanism.- self modification, instruction buffer and nondeterministic ISA.- memory management units.- store buffers.- multi-core processors.- advanced programmable interrupt controllers (APICs).- adding a disk.- I/O apic.

Textul de pe ultima copertă

This work is building on results from the book named “A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness” by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.
It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:
• MIPS instruction set architecture (ISA) for application and for system programming
• cache coherent memory system
• store buffers in front of the data caches • interrupts and exceptions
• memory management units (MMUs)
• pipelined processors: the classical five-stage pipeline is extended by two pipeline
stages for address translation
• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)
• I/O-interrupt controller and a disk



 

Caracteristici

Future development based on LNCS 9000 published in 2014 Monograph by well-known experts in the field Presents construction and correctness proof of the MIPS instruction set architecture