Network Processor Design: Issues and Practices: The Morgan Kaufmann Series in Computer Architecture and Design, cartea 3
Editat de Mark A. Franklin, Patrick Crowley, Haldun Hadimioglu, Peter Z. Onufryken Limba Engleză Paperback – 10 mar 2005
Through chapters on hardware, software, performance and modeling,Network Processor Designillustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors.
Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards.
- Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule
- Presents current research in network processor design in three distinct areas:
- Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University.
- Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst.
- Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands.
| Toate formatele și edițiile | Preț | Express |
|---|---|---|
| Paperback (3) | 605.15 lei 6-8 săpt. | |
| ELSEVIER SCIENCE – 10 mar 2005 | 605.15 lei 6-8 săpt. | |
| ELSEVIER SCIENCE – dec 2003 | 634.70 lei 6-8 săpt. | |
| ELSEVIER SCIENCE – 15 oct 2002 | 657.14 lei 6-8 săpt. |
Din seria The Morgan Kaufmann Series in Computer Architecture and Design
- 41%
Preț: 436.43 lei - 41%
Preț: 461.72 lei - 42%
Preț: 426.98 lei - 29%
Preț: 508.59 lei - 41%
Preț: 499.81 lei - 41%
Preț: 382.62 lei - 20%
Preț: 496.64 lei -
Preț: 489.45 lei - 20%
Preț: 634.70 lei - 32%
Preț: 481.36 lei - 31%
Preț: 616.13 lei - 39%
Preț: 366.12 lei - 20%
Preț: 384.28 lei - 40%
Preț: 339.30 lei - 20%
Preț: 341.24 lei - 21%
Preț: 393.84 lei - 41%
Preț: 459.64 lei
Preț: 605.15 lei
Preț vechi: 756.44 lei
-20% Nou
Puncte Express: 908
Preț estimativ în valută:
107.09€ • 124.88$ • 94.02£
107.09€ • 124.88$ • 94.02£
Carte tipărită la comandă
Livrare economică 16-30 ianuarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780120884766
ISBN-10: 0120884763
Pagini: 336
Dimensiuni: 191 x 235 x 19 mm
Greutate: 0.68 kg
Ediția:New.
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
ISBN-10: 0120884763
Pagini: 336
Dimensiuni: 191 x 235 x 19 mm
Greutate: 0.68 kg
Ediția:New.
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
Public țintă
Responding to ever-escalating requirements for performance, flexibility, and economy, the networking industry has opted to build products around network processors. To help meet the formidable challenges of this emerging field, the editors of these volumes created the first Workshop on Network Processors, a forum for scientists and engineers to discuss latest research in the architecture, design, programming, and use of the these devised. This series of volumes contains the results of the annual workshops.Likes its predecessor volumes, Network Processor Design: Principles and Practices, Volume 3 is devoted to the latest academic research, investigating recent advances in networking, telecommunications and storage.
Cuprins
1.
Network
Processors:
New
Horizons
Patrick Crowley, Mark A. Franklin, Haldun Hadimioglu, Peter Z. Onufryk
2. Supporting Mixed Real-Time Workloads in
Multithreaded Processors with Segmented
Instruction Caches
Patrick Crowley
3. Efficient Packet Classification with Digest Caches
Francis Chang, Wu-chang Feng, Wu-chi Feng, Kang Li
4 Towards a Flexible Network Processor Interface for
RapidIO, Hypertransport, and PCI-Express
Christian Sauer, Matthias Gries, Kurt Keutzer, Jose Ignacio Gomez
5. A High-Speed, Multithreaded TCP Offload Engine for 10 Gb/s Ethernet
Yatin Hoskote, Sriram Vangal, Vasantha Erraguntla, Nitin Borkar
6. A Hardware Platform for Network Intrusion Detection and Prevention
Chris Clark,Wenke Lee, David Schimmel, Didier Contis, Mohamed Koné, Ashley Thomas
7. Packet Processing on a SIMD Stream Processor
Jathin S. Rai, Yu-Kuen Lai, Gregory T. Byrd
8. A Programming Environment for Packet-Processing
Systems: Design Considerations
Harrick Vin, Jayaram Mudigonda, Jamie Jason, Erik J. Johnson,Roy Ju, Aaron Kunze, Ruiqi Lian
9. RNOS—A Middleware Platform for Low-Cost
Packet-Processing Devices
Jonas Greutert, Lothar Thiele
10. On the Feasibility of Using Network Processors for DNA Queries
Herbert Bos, Kaiming Huang
11. Pipeline Task Scheduling on Network Processors
Mark A. Franklin, Seema Datar
12. A Framework for Design Space Exploration of Resource Efficient Network Processing on Multiprocessor SoCs
Matthias Grünewald, Jörg-Christian Niemann, Mario Porrmann, Ulrich Rückert
13. Application Analysis and Resource Mapping
for Heterogeneous Network Processor Architectures
Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf
References
Index
Patrick Crowley, Mark A. Franklin, Haldun Hadimioglu, Peter Z. Onufryk
2. Supporting Mixed Real-Time Workloads in
Multithreaded Processors with Segmented
Instruction Caches
Patrick Crowley
3. Efficient Packet Classification with Digest Caches
Francis Chang, Wu-chang Feng, Wu-chi Feng, Kang Li
4 Towards a Flexible Network Processor Interface for
RapidIO, Hypertransport, and PCI-Express
Christian Sauer, Matthias Gries, Kurt Keutzer, Jose Ignacio Gomez
5. A High-Speed, Multithreaded TCP Offload Engine for 10 Gb/s Ethernet
Yatin Hoskote, Sriram Vangal, Vasantha Erraguntla, Nitin Borkar
6. A Hardware Platform for Network Intrusion Detection and Prevention
Chris Clark,Wenke Lee, David Schimmel, Didier Contis, Mohamed Koné, Ashley Thomas
7. Packet Processing on a SIMD Stream Processor
Jathin S. Rai, Yu-Kuen Lai, Gregory T. Byrd
8. A Programming Environment for Packet-Processing
Systems: Design Considerations
Harrick Vin, Jayaram Mudigonda, Jamie Jason, Erik J. Johnson,Roy Ju, Aaron Kunze, Ruiqi Lian
9. RNOS—A Middleware Platform for Low-Cost
Packet-Processing Devices
Jonas Greutert, Lothar Thiele
10. On the Feasibility of Using Network Processors for DNA Queries
Herbert Bos, Kaiming Huang
11. Pipeline Task Scheduling on Network Processors
Mark A. Franklin, Seema Datar
12. A Framework for Design Space Exploration of Resource Efficient Network Processing on Multiprocessor SoCs
Matthias Grünewald, Jörg-Christian Niemann, Mario Porrmann, Ulrich Rückert
13. Application Analysis and Resource Mapping
for Heterogeneous Network Processor Architectures
Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf
References
Index
Recenzii
"Highly recommended for practitioner and researcher alike, Network Processor Design introduces an important group of commercial and proprietary network processors and covers the latest thinking in the design and use of this important new class of application-specific processors."
--John F. Wakerly, Consulting Professor, Stanford University