Parallel Computer Architecture: A Hardware/Software Approach: The Morgan Kaufmann Series in Computer Architecture and Design
Autor David Culler, Jaswinder Pal Singh, Anoop Guptaen Limba Engleză Hardback – 29 sep 1998
- synthesizes a decade of research and development for practicing engineers, graduate students, and researchers in parallel computer architecture, system software, and applications development
- presents in-depth application case studies from computer graphics, computational science and engineering, and data mining to demonstrate sound quantitative evaluation of design trade-offs
- describes the process of programming for performance, including both the architecture-independent and architecture-dependent aspects, with examples and case-studies
- illustrates bus-based and network-based parallel systems with case studies of more than a dozen important commercial designs
Din seria The Morgan Kaufmann Series in Computer Architecture and Design
- 41%
Preț: 435.95 lei - 41%
Preț: 461.24 lei - 42%
Preț: 426.53 lei - 41%
Preț: 459.15 lei - 29%
Preț: 508.02 lei - 20%
Preț: 705.36 lei - 41%
Preț: 382.49 lei - 20%
Preț: 393.33 lei -
Preț: 488.92 lei - 20%
Preț: 634.70 lei - 32%
Preț: 480.86 lei - 39%
Preț: 365.75 lei - 27%
Preț: 351.09 lei - 40%
Preț: 338.86 lei - 20%
Preț: 340.86 lei - 21%
Preț: 393.41 lei
Preț: 615.45 lei
Preț vechi: 898.96 lei
-32%
Puncte Express: 923
Preț estimativ în valută:
108.80€ • 129.72$ • 94.37£
108.80€ • 129.72$ • 94.37£
Carte tipărită la comandă
Livrare economică 09-23 martie
Specificații
ISBN-13: 9781558603431
ISBN-10: 1558603433
Pagini: 1056
Dimensiuni: 191 x 235 x 53 mm
Greutate: 1.93 kg
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
ISBN-10: 1558603433
Pagini: 1056
Dimensiuni: 191 x 235 x 53 mm
Greutate: 1.93 kg
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
Cuprins
1 Introduction 2 Parallel Programs 3 Programming for Performance 4 Workload-Driven Evaluation 5 Shared Memory Multiprocessors 6 Snoop-based Multiprocessor Design 7 Scalable Multiprocessors8 Directory-based Cache Coherence9 Hardware-Software Tradeoffs 10 Interconnection Network Design 11 Latency Tolerance 12 Future Directions APPENDIX A Parallel Benchmark Suites