Field-Programmable Logic, Smart Applications, New Paradigms and Compilers: 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany, September 23 - 25, Proceedings: Lecture Notes in Computer Science, cartea 1142
Editat de Reiner W. Hartenstein, Manfred Glesneren Limba Engleză Paperback – 18 sep 1996
The 37 revised full papers presented in the book are selected from 82 submissions originating from 27 countries; also included are 13 high-quality poster presentations. The book is divided into topical sections on high-level design, new software and hardware development tools, custom computers, applications, hardware/software co-design, AISC emulators, vendor session, industrial applications and experiences, reconfiguration aspects, CAD user experiences, and miscellaneous.
Din seria Lecture Notes in Computer Science
- 20%
Preț: 461.83 lei - 20%
Preț: 461.57 lei - 20%
Preț: 424.26 lei - 20%
Preț: 390.69 lei - 20%
Preț: 498.50 lei - 15%
Preț: 388.50 lei - 20%
Preț: 390.35 lei - 20%
Preț: 460.98 lei - 20%
Preț: 461.52 lei - 20%
Preț: 497.55 lei - 20%
Preț: 389.72 lei - 20%
Preț: 461.83 lei - 20%
Preț: 389.90 lei - 20%
Preț: 497.04 lei - 20%
Preț: 462.05 lei - 20%
Preț: 391.14 lei - 20%
Preț: 389.85 lei - 20%
Preț: 461.32 lei - 20%
Preț: 498.32 lei - 20%
Preț: 496.64 lei - 20%
Preț: 532.28 lei - 20%
Preț: 527.36 lei - 20%
Preț: 498.46 lei - 15%
Preț: 461.85 lei - 20%
Preț: 390.12 lei - 20%
Preț: 532.41 lei - 20%
Preț: 462.24 lei - 20%
Preț: 391.14 lei - 20%
Preț: 461.77 lei - 20%
Preț: 390.35 lei - 20%
Preț: 461.06 lei - 20%
Preț: 461.65 lei - 20%
Preț: 390.18 lei - 20%
Preț: 392.64 lei - 20%
Preț: 252.15 lei - 20%
Preț: 390.94 lei - 20%
Preț: 461.52 lei - 20%
Preț: 391.86 lei - 20%
Preț: 532.54 lei - 20%
Preț: 462.67 lei - 20%
Preț: 461.65 lei - 20%
Preț: 639.72 lei - 20%
Preț: 255.91 lei - 15%
Preț: 535.92 lei - 20%
Preț: 535.77 lei - 5%
Preț: 516.27 lei - 20%
Preț: 499.36 lei - 20%
Preț: 391.20 lei - 20%
Preț: 391.20 lei - 20%
Preț: 249.95 lei
Preț: 326.87 lei
Preț vechi: 408.59 lei
-20% Nou
Puncte Express: 490
Preț estimativ în valută:
57.84€ • 67.92$ • 50.77£
57.84€ • 67.92$ • 50.77£
Carte tipărită la comandă
Livrare economică 27 ianuarie-10 februarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540617303
ISBN-10: 3540617302
Pagini: 448
Ilustrații: X, 436 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.62 kg
Ediția:1996
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540617302
Pagini: 448
Ilustrații: X, 436 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.62 kg
Ediția:1996
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Portable pipeline synthesis for FCCMs.- Performance-directed technology mapping for LUT-based FPGAs — What role do decomposition and covering play?.- A framework for developing parametrised FPGA libraries.- FACT: Co-evaluation environment for FPGA architecture and CAD system.- An universal CLA adder generator for SRAM-based FPGAs.- An emulation system of the WASMII: A data driven computer on a virtual hardware.- Costum computing machines vs. Hardware/Software Co-Design: From a globalized point of view.- The design of a coprocessor board using Xilinx's XC6200 FPGA — An experience report.- RACE: Reconfigurable and adaptive computing environment.- Computing 2-D DFTs using FPGAs.- CAPpartx: Computer aided prototyping partitioning for Xilinx FPGAs, a hierarchical partitioning tool for rapid prototyping.- Architectural synthesis and efficient circuit implementation for field programmable gate arrays.- RaPiD — Reconfigurable pipelined datapath.- Solving satisfiability problems on FPGAs.- FPGA implementation of the block-matching algorithm for motion estimation in image coding.- Parallel CRC computation in FPGAs.- Coherent demodulation with FPGAs.- The Trianus system and its application to custom computing.- Logic synthesis for FPGAs using a mixed exclusive-/inclusive-OR form.- Flexible codesign target architecture for early prototyping of CMIST systems.- Attempt-1: A reconfigurable multiprocessor testbed.- A slow motion engine for the analysis of FPGA-based prototypes.- Implementing reconfigurable datapaths in FPGAs for adaptive filter design.- A fast constant coefficient multiplier for the XC6200.- Key issues for user acceptance of FPGA design tools.- Reconfigurable DSP demonstrators for the development of spacecraft payload processors.- Reconfigurable logic based fibrechannel network card with sub 2 ?s raw latency.- An asynchronous transfer mode (ATM) stream demultiplexer and switch.- Optically reconfigurable FPGAs: Is this a future trend?.- CCSimP — An instruction-level costum-configurable processor for FPLDs.- Architectural synthesis techniques for dynamically reconfigurable logic.- Fast reconfigurable crossbar switching in FPGAs.- Growable FPGA macro generator.- Architectural strategies for implementing an image processing algorithm on XC6000 FPGA.- A virtual hardware operating system for the Xilinx XC6200.- An experimental programmable environment for prototyping digital circuits.- Migration from schematic-based designs to a VHDL synthesis environment.- ASIC design and FPGA design: A unified design methodology applied to different technologies.- FIR filtering with FPGAs using quadrature sigma-delta modulation encoding.- A new FPGA technology mapping approach by cluster merging.- An EPLD based transient recorder for simulation of video signal processing devices in a VHDL environment close to system level conditions.- Convolutional error decoding with FPGAs.- Metastability characteristics testing for programmable logic design.- Implementing ?? modulator prototype designs on an FPGA.- Design of a VME parameterized library for FPGAs.- Development of a telephone answering machine in a lab — FPGAs in Education.- FPGA design migration: Some remarks.- Concurrent design of hardware/software dedicated systems.- The implementation of a field programmable logic based co-processor for the acceleration of discrete event simulators.- Computing weight distributions of binary linear block codes on a CCM.