Field Programmable Logic and Applications
Editat de Wayne Luk, Peter Y. K. Cheung, Manfred Glesneren Limba Engleză Paperback – 20 aug 1997
Preț: 332.60 lei
Preț vechi: 415.75 lei
-20% Nou
Puncte Express: 499
Preț estimativ în valută:
58.85€ • 68.66$ • 51.45£
58.85€ • 68.66$ • 51.45£
Carte tipărită la comandă
Livrare economică 16-30 ianuarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540634652
ISBN-10: 3540634657
Pagini: 524
Ilustrații: XII, 512 p.
Dimensiuni: 155 x 235 x 29 mm
Greutate: 0.79 kg
Ediția:1997
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540634657
Pagini: 524
Ilustrații: XII, 512 p.
Dimensiuni: 155 x 235 x 29 mm
Greutate: 0.79 kg
Ediția:1997
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
Professional/practitionerCuprins
Multicontext dynamic reconfiguration and real-time probing on a novel mixed signal programmable device with on-chip microprocessor.- CAD-oriented FPGA and dedicated CAD system for telecommunications.- Rothko: A three dimensional FPGA architecture, its fabrication, and design tools.- Extending dynamic circuit switching to meet the challenges of new FPGA architectures.- Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs.- Implementation of pipelined multipliers on Xilinx FPGAs.- The XC620ODS development system.- Thermal monitoring on FPGAs using ring-oscillators.- A reconfigurable approach to low cost media processing.- Riley-2: A flexible platform for codesign and dynamic reconfigurable computing research.- Stream synthesis for a wormhole run-time reconfigurable platform.- Pipeline morphing and virtual pipelines.- Parallel graph colouring using FPGAs.- Run-time compaction of FPGA designs.- Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement.- A case study of partially evaluated hardware circuits: Key-specific DES.- Run-time parameterised circuits for the Xilinx XC6200.- Automatic identification of swappable logic units in XC6200 circuitry.- Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic.- Exploiting reconfigurability through domain-specific systems.- Technology mapping by binate covering.- VPR: a new packing, placement and routing tool for FPGA research.- Technology mapping of heterogeneous LUT-based FPGAs.- Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs.- Technology mapping of LUT based FPGAs for delay optimisation.- Automatic Mapping of Algorithms ontomultiple FPGA-SRAM Modules.- FPLD HDL synthesis employing high-level evolutionary algorithm optimisation.- An hardware/software partitioning algorithm for custom computing machines.- The Java Environment for Reconfigurable Computing.- Data scheduling to increase performance of parallel accelerators.- An operating system for custom computing machines based on the Xputer paradigm.- Fast parallel implementation of DFT using configurable devices.- Enhancing fixed point DSP processor performance by adding CPLD's as coprocessing elements.- A case study of algorithm implementation in reconfigurable hardware and software.- A reconfigurable data-localised array for morphological algorithms.- Virtual radix array processors (V-RaAP).- An FPGA implementation of a matched filter detector for spread spectrum communications systems.- An NTSC and PAL closed caption processor.- A 800Mpixel/sec reconfigurable image correlator on XC6216.- A reconfigurable coprocessor for a PCI-based real time computer vision system.- Real-time stereopsis using FPGAs.- FPGAs Implementation of a digital IQ demodulator using VHDL.- Hardware compilation, configurable platforms and ASICs for self-validating sensors.- PostScript™ rendering with virtual hardware.- P4: A platform for FPGA implementation of protocol boosters.- Satisfiability on reconfigurable hardware.- Auto-configurable array for GCD computation.- Structural versus algorithmic approaches for efficient adders on xilinx 5200 FPGA.- FPGA implementation of real-time digital controllers using on-line arithmetic.- A prototyping environment for fuzzy controllers.- A reconfigurable sensor-data processing system for personal robots.