Cantitate/Preț
Produs

Variation Tolerant On-Chip Interconnects

Autor Ethiopia Enideg Nigussie
en Limba Engleză Paperback – 3 mar 2014
This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
Citește tot Restrânge

Preț: 66804 lei

Preț vechi: 78594 lei
-15%

Puncte Express: 1002

Carte tipărită la comandă

Livrare economică 08-22 iulie

Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.

Specificații

ISBN-13: 9781489990860
ISBN-10: 1489990860
Pagini: 184
Ilustrații: XII, 172 p.
Dimensiuni: 155 x 235 x 11 mm
Greutate: 0.29 kg
Ediția:2012
Editura: Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- On-Chip Communication.- Interconnect Design Techniques.- Design of Delay-Insensitive Current Sensing Interconnects.- Enhancing Completion Detection Performance.- Energy Efficient Semi-Serial Interconnect.- Comparison of the Designed Interconnects.- Circuit Techniques for PVT Variation Tolerance.

Textul de pe ultima copertă

This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects.  Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.
  • Provides comprehensive, circuit-level explanation of high-performance, energy-efficient, variation-tolerant on-chip interconnect;
  • Describes design techniques to mitigate problems caused by variation;
  • Includes techniques for design and implementation of self-timed on-chip interconnect, delay variation insensitive communication protocols, high speed signaling techniques and circuits, bit-width independent completion detection and process, voltage and temperature variation tolerance.