Cantitate/Preț
Produs
Total produse
Vezi coșul
The Gm/Id Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits de Paul Jespers

The Gm/Id Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits

Autor Paul Jespers
en Limba Engleză Hardback – 4 dec 2009
In "The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits", we compare the semi-empirical to the compact model approach. Small numbers of parameters make the compact model attractive for the model paves the way towards analytic expressions unaffordable otherwise. The E.K.V model is a good candidate, but when it comes to short channel devices, compact models are either inaccurate or loose straightforwardness. Because sizing requires basically a reliable large signal representation of MOS transistors, we investigate the potential of the E.K.V model when its parameters are supposed to be bias dependent. The model-driven and semi-empirical methods are compared considering the Intrinsic Gain Stage and a few more complex circuits. A series of MATLAB files found on extras-springer.com  allow redoing the tests.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 74603 lei  6-8 săpt.
  Springer Us – 3 mai 2012 74603 lei  6-8 săpt.
Hardback (1) 75166 lei  6-8 săpt.
  Springer Us – 4 dec 2009 75166 lei  6-8 săpt.

Preț: 75166 lei

Preț vechi: 91666 lei
-18% Nou

Puncte Express: 1127
Preț estimativ în valută:
13301€ • 15597$ • 11681£

Carte tipărită la comandă

Livrare economică 31 ianuarie-14 februarie 26

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9780387471006
ISBN-10: 0387471006
Pagini: 171
Ilustrații: XVI, 171 p. With online files/update.
Dimensiuni: 164 x 242 x 23 mm
Greutate: 0.44 kg
Ediția:2010 edition
Editura: Springer Us
Locul publicării:New York, NY, United States

Public țintă

Professional/practitioner

Cuprins

Preface. Notations. Chapter 1. Sizing the Intrinsic Gain Stage. Chapter 2. The Charge Sheet Model revisited. Chapter 3. Graphical interpretation of the Charge Sheet Model. Chapter 4. Compact modeling. Chapter 5. The real transistor. Chapter 6. The real Intrinsic Gain Stage. Chapter 7. The common gate configuration. Chapter 8. Sizing the Miller Op. Amp. Annex 1. How to utilize the C.D. ROM data. Annex 2. The MATLAB toolbox. Annex 3. Temperature and Mismatch, from C.S.M. to E.K.V. Annex 4. E.K.V. intrinsic capacitance models. Bibliography. Index.

Textul de pe ultima copertă

How to determine transistor sizes and currents when the supply voltages of analog CMOS circuits do not exceed 1.2V and transistors operate in weak, moderate or strong inversion? The gm/ID methodology offers a solution provided a reference transconductance over drain current ratio is available. The reference may be the result of measurements carried out on real physical transistors or advanced models. The reference may also take advantage of a compact model. In The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits, we compare the semi-empirical to the compact model approach. Small numbers of parameters make the compact model attractive for the model paves the way towards analytic expressions unaffordable otherwise. The E.K.V model is a good candidate, but when it comes to short channel devices, compact models are either inaccurate or loose straightforwardness. Because sizing requires basically a reliable large signal representation of MOS transistors, we investigate the potential of the E.K.V model when its parameters are supposed to be bias dependent. The model-driven and semi-empirical methods are compared considering the Intrinsic Gain Stage and a few more complex circuits. A series of MATLAB files found on extras-springer.com allow redoing the tests.

Caracteristici

Sizing methodology for analog CMOS circuits Low-voltage low-power circuits Large signal compact modelling of submicron transistors Parameter acquisition