Cantitate/Preț
Produs

Code Optimization Techniques for Embedded Processors: Methods, Algorithms, and Tools

Autor Rainer Leupers
en Limba Engleză Hardback – 31 oct 2000
The building blocks of today's and future embedded systems are complex intellectual property components, or cores, many of which are programmable processors. Traditionally, these embedded processors mostly have been pro­ grammed in assembly languages due to efficiency reasons. This implies time­ consuming programming, extensive debugging, and low code portability. The requirements of short time-to-market and dependability of embedded systems are obviously much better met by using high-level language (e.g. C) compil­ ers instead of assembly. However, the use of C compilers frequently incurs a code quality overhead as compared to manually written assembly programs. Due to the need for efficient embedded systems, this overhead must be very low in order to make compilers useful in practice. In turn, this requires new compiler techniques that take the specific constraints in embedded system de­ sign into account. An example are the specialized architectures of recent DSP and multimedia processors, which are not yet sufficiently exploited by existing compilers.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61846 lei  6-8 săpt.
  Springer Us – 29 oct 2010 61846 lei  6-8 săpt.
Hardback (1) 62339 lei  6-8 săpt.
  Springer Us – 31 oct 2000 62339 lei  6-8 săpt.

Preț: 62339 lei

Preț vechi: 77923 lei
-20% Nou

Puncte Express: 935

Preț estimativ în valută:
11031 12953$ 9682£

Carte tipărită la comandă

Livrare economică 27 ianuarie-10 februarie 26

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9780792379898
ISBN-10: 0792379896
Pagini: 216
Ilustrații: VIII, 216 p.
Dimensiuni: 155 x 234 x 14 mm
Greutate: 0.5 kg
Ediția:2000
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

1. Introduction.- 2. Memory Address Computation for DSPS.- 3. Register Allocation for DSP Data Paths.- 4. Instruction Scheduling for Clustered VLIW Processors.- 5. Code Selection for Multimedia Processors.- 6. Performance Optimization with Conditional Instructions.- 7. Function Inlining under Code Size Constraints.- 8. Frontend Issues — The Lance System.- 9. Conclusions.- Appendices.- A— Experimental Result Tables.- B— Example for the LANCE V2.0 IR.- References.- About the Author.