VLSI-SoC: Design Methodologies for SoC and SiP
Editat de Christian Piguet, Ricardo Reis, Dimitrios Soudrisen Limba Engleză Paperback – 13 dec 2014
| Toate formatele și edițiile | Preț | Express |
|---|---|---|
| Paperback (1) | 342.56 lei 38-45 zile | |
| Springer – 13 dec 2014 | 342.56 lei 38-45 zile | |
| Hardback (1) | 326.94 lei 6-8 săpt. | |
| Springer – 6 apr 2010 | 326.94 lei 6-8 săpt. |
Preț: 342.56 lei
Preț vechi: 428.19 lei
-20% Nou
Puncte Express: 514
Preț estimativ în valută:
60.61€ • 70.72$ • 52.99£
60.61€ • 70.72$ • 52.99£
Carte tipărită la comandă
Livrare economică 12-19 ianuarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783642422416
ISBN-10: 3642422411
Pagini: 304
Ilustrații: XII, 285 p.
Dimensiuni: 155 x 235 x 17 mm
Greutate: 0.46 kg
Ediția:2010
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3642422411
Pagini: 304
Ilustrații: XII, 285 p.
Dimensiuni: 155 x 235 x 17 mm
Greutate: 0.46 kg
Ediția:2010
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Physical Design Issues in 3-D Integrated Technologies.- Universal Methodology to Handle Differential Pairs during Pin Assignment.- Analysis and Design of Charge Pumps for Telecommunication Applications.- Comparison of Two Autonomous AC-DC Converters for Piezoelectric Energy Scavenging Systems.- Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process.- Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs.- Timed Coloured Petri Nets for Performance Evaluation of DSP Applications: The 3GPP LTE Case Study.- Real-Time Biologically-Inspired Image Exposure Correction.- A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters.- On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters.- Time Efficient Dual-Field Unit for Cryptography-Related Processing.- A Temperature-Aware Placement and Routing Algorithm Targeting 3D FPGAs.- A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication.- Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems.- Timing Error Detection and Correction by Time Dilation.
Caracteristici
Fast-track conference proceedings State-of-the-art research Unique visibility