Sequential Logic Testing and Verification: The Springer International Series in Engineering and Computer Science, cartea 163
Autor Abhijit Ghosh, Srinivas Devadas, A. Richard Newtonen Limba Engleză Hardback – 30 noi 1991
| Toate formatele și edițiile | Preț | Express |
|---|---|---|
| Paperback (1) | 905.27 lei 6-8 săpt. | |
| Springer Us – 10 oct 2012 | 905.27 lei 6-8 săpt. | |
| Hardback (1) | 910.58 lei 6-8 săpt. | |
| Springer Us – 30 noi 1991 | 910.58 lei 6-8 săpt. |
Din seria The Springer International Series in Engineering and Computer Science
- 20%
Preț: 594.49 lei - 24%
Preț: 859.55 lei - 20%
Preț: 1847.13 lei - 20%
Preț: 1228.27 lei - 24%
Preț: 866.26 lei - 18%
Preț: 609.91 lei - 20%
Preț: 618.64 lei - 20%
Preț: 569.56 lei - 18%
Preț: 733.28 lei - 18%
Preț: 1177.92 lei - 18%
Preț: 927.56 lei - 20%
Preț: 621.14 lei - 18%
Preț: 911.94 lei - 20%
Preț: 621.64 lei - 15%
Preț: 612.85 lei - 20%
Preț: 618.96 lei - 18%
Preț: 912.40 lei - 20%
Preț: 619.58 lei - 20%
Preț: 950.07 lei - 20%
Preț: 621.01 lei - 18%
Preț: 910.11 lei - 20%
Preț: 956.89 lei - 18%
Preț: 919.85 lei - 20%
Preț: 620.07 lei - 15%
Preț: 617.89 lei - 18%
Preț: 913.32 lei - 18%
Preț: 1173.85 lei - 18%
Preț: 920.45 lei - 15%
Preț: 619.12 lei - 18%
Preț: 911.64 lei - 18%
Preț: 910.58 lei - 20%
Preț: 1234.64 lei
Preț: 910.58 lei
Preț vechi: 1110.47 lei
-18% Nou
Puncte Express: 1366
Preț estimativ în valută:
161.12€ • 189.20$ • 141.43£
161.12€ • 189.20$ • 141.43£
Carte tipărită la comandă
Livrare economică 27 ianuarie-10 februarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792391883
ISBN-10: 0792391888
Pagini: 214
Ilustrații: XIX, 214 p.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.5 kg
Ediția:1992
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
ISBN-10: 0792391888
Pagini: 214
Ilustrații: XIX, 214 p.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.5 kg
Ediția:1992
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
List of Figures.- List of Tables.- Preface.- Acknowledgements.- 1 Introduction.- 1.1 IC Design Systems.- 1.2 Implementation Verification.- 1.3 Testing.- 1.4 Synthesis For Testability.- 1.5 Outline.- 2 Sequential Test Generation.- 2.1 Preliminaries.- 2.2 Methods for Sequential Test Generation.- 2.3 Test Generation Strategy.- 2.4 Cover Extraction and Combinational ATG.- 2.5 Justification.- 2.6 Initialization of Circuits.- 2.7 State Differentiation.- 2.8 Identification of Redundant Faults.- 2.9 Test Generation Results Using STEED.- 2.10 Conclusions.- 3 Test Generation Using RTL Descriptions.- 3.1 Preliminaries.- 3.2 Previous Work.- 3.3 Global Strategy for Test Generation.- 3.4 State Justification.- 3.5 Indexed Backtracking.- 3.6 Conflict Resolution.- 3.6.1 Assembling the equations.- 3.7 State Differentiation.- 3.8 Test Generation Results Using ELEKTRA.- 3.9 Conclusions.- 4 Sequential Synthesis for Testability.- 4.1 Preliminaries.- 4.2 Previous Work.- 4.3 Theoretical Results.- 4.4 The Synthesis and Test Strategy.- 4.5 Detection of Invalid States.- 4.6 Detection of Equivalent States.- 4.7 Experimental Results.- 4.8 Conclusions.- 5 Verification of Sequential Circuits.- 5.1 Preliminaries.- 5.2 Previous Work.- 5.3 Implicit STG Traversal.- 5.4 Implicit STG Enumeration.- 5.5 Experimental Results.- 5.6 Conclusions.- 6 Symbolic FSM Traversal Methods.- 6.1 Preliminaries.- 6.2 Traversal by Recursive Range Computation.- 6.3 Traversal based on Transition Relations.- 6.4 Depth-First Geometric Chaining.- 6.5 A Mixed Traversal Algorithm.- 6.6 Implementation of Algorithm.- 6.7 Experimental Results.- 6.8 Conclusions.- 7 Conclusions.- 7.1 Test Generation.- 7.2 Synthesis for Testability.- 7.3 Verification.- 7.4 Directions for Future Work.