RISC-V System-on-Chip Design
Autor David Harris, James Stine, Sarah Harris, Rose Thompsonen Limba Engleză Paperback – 13 mar 2026
It comes with an open-source implementation and will include end-of-chapter problems to extend the RISC-V processor in various ways. Ancillary materials include a GitHub repository with complete open-source SystemVerilog code, validation code in C and assembly language, and code for benchmarking and booting Linux.
- Covers detailed design for all components of a nontrivial microprocessor
- Provides detailed explanations on the implementation of RISC-V microprocessors
- Uses open-source SystemVerilog code and test cases for the entire processor, including single-issue and superscalar cores, multicore, all extensions (including multiplication/division, floating point, and atomic memory operations), and common peripherals
- Enables users to build scripts to implement the processor on the open-source Skywater process
Preț: 435.09 lei
Preț vechi: 707.33 lei
-38% Precomandă
Puncte Express: 653
Preț estimativ în valută:
76.98€ • 89.82$ • 67.30£
76.98€ • 89.82$ • 67.30£
Carte nepublicată încă
Doresc să fiu notificat când acest titlu va fi disponibil:
Se trimite...
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780323994989
ISBN-10: 0323994989
Pagini: 600
Dimensiuni: 191 x 235 mm
Greutate: 0.45 kg
Editura: ELSEVIER SCIENCE
ISBN-10: 0323994989
Pagini: 600
Dimensiuni: 191 x 235 mm
Greutate: 0.45 kg
Editura: ELSEVIER SCIENCE
Cuprins
Preface
How to Use This Book
Acknowledgements
About the Authors
Foreword
01. A Brief History of Computer Design
02. Introduction to RISC-V
03. RISC-V Software Tool Flow
04. HDL Design Practices
05. Design Verification
06. Logic Synthesis
07. Pipelined Core
08. Privileged Operations
09. Bus Interface
10. Caches
11. Memory Management Unit
12. Load/Store Unit
13. Instruction Fetch Unit
14. Extensions: C (Compressed)
15. Extensions: M (Multiply and Divide)
16. Extensions: F/D/Q/Zfh/Zfa (Floating-Point)
17. Extensions: A (Atomic)
18. Extensions: Zb* and Zk* (Bit Manipulation and Cryptography)
19. Other Extensions
20. Peripherals
21. Benchmarking
22. Linux
23. FPGA Implementation
Appendix A Wally Synopsis
Appendix B Hitchhiker’s Guide to Linux
Appendix C Version Control using Git
Appendix D Tcl Book of Armaments
Appendix E Floating-Point Implementation
Bibliography
Index
How to Use This Book
Acknowledgements
About the Authors
Foreword
01. A Brief History of Computer Design
02. Introduction to RISC-V
03. RISC-V Software Tool Flow
04. HDL Design Practices
05. Design Verification
06. Logic Synthesis
07. Pipelined Core
08. Privileged Operations
09. Bus Interface
10. Caches
11. Memory Management Unit
12. Load/Store Unit
13. Instruction Fetch Unit
14. Extensions: C (Compressed)
15. Extensions: M (Multiply and Divide)
16. Extensions: F/D/Q/Zfh/Zfa (Floating-Point)
17. Extensions: A (Atomic)
18. Extensions: Zb* and Zk* (Bit Manipulation and Cryptography)
19. Other Extensions
20. Peripherals
21. Benchmarking
22. Linux
23. FPGA Implementation
Appendix A Wally Synopsis
Appendix B Hitchhiker’s Guide to Linux
Appendix C Version Control using Git
Appendix D Tcl Book of Armaments
Appendix E Floating-Point Implementation
Bibliography
Index