Reduced Thermal Processing for ULSI: NATO Science Series B:, cartea 207
Editat de R.A. Levyen Limba Engleză Paperback – 30 sep 2011
Din seria NATO Science Series B:
- 5%
Preț: 1356.03 lei - 5%
Preț: 355.43 lei - 5%
Preț: 1070.41 lei - 5%
Preț: 1382.39 lei - 5%
Preț: 1063.39 lei - 5%
Preț: 1074.07 lei -
Preț: 369.36 lei - 5%
Preț: 1388.77 lei - 5%
Preț: 695.30 lei - 5%
Preț: 1060.90 lei - 5%
Preț: 1373.11 lei - 5%
Preț: 1055.83 lei - 5%
Preț: 696.72 lei - 5%
Preț: 1359.58 lei - 5%
Preț: 699.37 lei - 5%
Preț: 373.37 lei - 5%
Preț: 1061.59 lei - 5%
Preț: 690.73 lei - 5%
Preț: 1064.77 lei - 5%
Preț: 1247.52 lei - 5%
Preț: 1072.86 lei - 5%
Preț: 1064.77 lei - 5%
Preț: 359.15 lei - 15%
Preț: 619.75 lei - 5%
Preț: 693.55 lei - 5%
Preț: 1359.06 lei - 5%
Preț: 2054.22 lei - 5%
Preț: 684.26 lei - 5%
Preț: 1066.18 lei - 18%
Preț: 1351.25 lei - 18%
Preț: 920.28 lei - 5%
Preț: 1044.18 lei - 5%
Preț: 361.44 lei - 5%
Preț: 695.84 lei -
Preț: 376.90 lei - 5%
Preț: 1368.16 lei - 5%
Preț: 352.64 lei - 5%
Preț: 1065.68 lei - 5%
Preț: 355.28 lei - 5%
Preț: 693.02 lei - 5%
Preț: 1080.23 lei - 5%
Preț: 690.92 lei - 5%
Preț: 688.09 lei - 5%
Preț: 1926.32 lei
Preț: 385.79 lei
Nou
Puncte Express: 579
Preț estimativ în valută:
68.28€ • 79.60$ • 59.72£
68.28€ • 79.60$ • 59.72£
Carte tipărită la comandă
Livrare economică 20 ianuarie-03 februarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781461278573
ISBN-10: 1461278570
Pagini: 456
Ilustrații: 450 p.
Dimensiuni: 170 x 244 x 24 mm
Greutate: 0.72 kg
Ediția:1989
Editura: Springer Us
Colecția Springer
Seria NATO Science Series B:
Locul publicării:New York, NY, United States
ISBN-10: 1461278570
Pagini: 456
Ilustrații: 450 p.
Dimensiuni: 170 x 244 x 24 mm
Greutate: 0.72 kg
Ediția:1989
Editura: Springer Us
Colecția Springer
Seria NATO Science Series B:
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Rapid Thermal Processing with Reactive Gases.- Rapid Thermal Processing.- Kinetics of Silicon Dielectrics by RTP.- Applications.- Polysilicon Dielectrics.- Rapid Thermal CVD: In-Situ Device Fabrication.- Summary.- Silicidation by Rapid Thermal Processing.- Reactions in the Salicide Process.- Technological Implementation.- Device Implementation of TiSi2 and CoSi2.- Conclusions.- Microstructural Defects in Rapid Thermally Processed IC Materials.- Microstructural Defects in Implanted and Subsequently Rapid Thermally Annealed Silicon Wafers.- Shallow Emitters (for Bipolar Transistors) from Doped Polysilicon Contacts.- Rapid Thermal Oxidation (RTO).- Rapid Thermal Processing of Silicides.- Concluding Remarks.- Rapid Thermal Annealing — Theory and Practice.- Transfer of Energy in Radiant Heating Systems.- Physics of Rapid Thermal Annealers Using Lamp Sources.- Modelling of Rapid Thermal Annealing — Temperature Control.- Modelling of Rapid Thermal Annealing — Temperature Uniformity.- Temperature Measurement.- Emissivity Measurement.- Temperature Non-Uniformity.- Problems and Solutions.- Practical Machine Designs.- Rapid Thermal Process Integration.- CMOS Device Processing.- Device/Circuit Operation Considerations.- Process Interaction Problems.- Process Integration Opportunities with RTP.- Summary.- to Direct Writing of Integrated Circuit.- Laser Pantography Procedure.- Resolution in Laser Pantography.- Laser Induced Temperature.- Laser Wavelength and Laser Power.- Main Difficulties in Laser Direct Writing.- Deposition and Etching Rates.- Process for Silicon Microelectronics.- Laser Induced Chemical Reactions.- Conclusion.- Ion Beam Assisted Processes.- Defect and Collision Cascade.- Ion Beam Assisted Epitaxy Regrowth.- High Current Implant.- Conclusions.-Micrometallization Technologies.- Metallization Techniques.- Ohmic Contacts.- Gate Contacts.- Barrier Layers.- Interconnections.- Multilevel Interconnect Structures.- Metal Conductor Generation.- Intermetal Insulation and Step Coverage.- Topographical Effects.- Possible Solutions to Multilevel Interconnect Problems.- Speculation on Future Multilevel Interconnect.- Interlevel Dielectrics for Reduced Thermal Processing.- Pre-Metal Planarization Process.- Requirements.- Deposition Process.- Optimization of the Flow Step.- Film Analysis.- Other Methods Involving Oxides.- Multilevel-Metal (MLM) Concepts.- Deposited Layers for MLM.- Planarization Concepts.- Depositions Incorporating In-Situ Etchback.- Conclusion.- Low Temperature Silicon Epitaxy for Novel Device Structures.- Low Temperature Epitaxy.- Auto doping, Transition Width and Dopant Incorporation/Reincorporation.- Buried Layer Pattern Transmittance.- Selective Epitaxial Growth.- Conclusion.- Participants.