Cantitate/Preț
Produs

Power-Efficient High-Speed Parallel-Sampling ADCs for Broadband Multi-carrier Systems: Analog Circuits and Signal Processing

Autor Yu Lin, Hans Hegt, Kostas Doris, Arthur H. M. Van Roermund
en Limba Engleză Hardback – 21 mai 2015
This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the “smart data converters” concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems. 
Citește tot Restrânge

Din seria Analog Circuits and Signal Processing

Preț: 61627 lei

Preț vechi: 72503 lei
-15%

Puncte Express: 924

Carte tipărită la comandă

Livrare economică 27 iunie-11 iulie


Specificații

ISBN-13: 9783319176796
ISBN-10: 331917679X
Pagini: 128
Ilustrații: IX, 115 p. 83 illus., 48 illus. in color.
Dimensiuni: 160 x 241 x 13 mm
Greutate: 0.37 kg
Ediția:2015
Editura: Springer
Colecția Analog Circuits and Signal Processing
Seria Analog Circuits and Signal Processing

Locul publicării:Cham, Switzerland

Public țintă

Research

Cuprins

Introduction.- Enhancing ADC performance by exploiting signal properties.- Parallel-sampling ADC architecture for mult-carrier signals.- Implementations of the parallel-sampling ADC architecture.- Conclusions and recommendations.

Textul de pe ultima copertă

This book addresses the challenges of designing high performance analog-to-digital converters (ADCs) based on the “smart data converters” concept, which implies context awareness, on-chip intelligence and adaptation. Readers will learn to exploit various information either a-priori or a-posteriori (obtained from devices, signals, applications or the ambient situations, etc.) for circuit and architecture optimization during the design phase or adaptation during operation, to enhance data converters performance, flexibility, robustness and power-efficiency. The authors focus on exploiting the a-priori knowledge of the system/application to develop enhancement techniques for ADCs, with particular emphasis on improving the power efficiency of high-speed and high-resolution ADCs for broadband multi-carrier systems.

Caracteristici

Describes a signal/system-aware design approach for ADC design Presents a parallel-sampling architecture to exploit a-priori knowledge of the multi-carrier signal for enhancing power efficiency Includes two design examples in advanced CMOS technology for broadband multi-carrier systems, with discussions of the tradeoffs at various levels of the design Presents the IC implementation of an 11b 1GS/s parallel-sampling ADC in CMOS 65nm, showing state-of-the-art power efficiency Includes supplementary material: sn.pub/extras