Cantitate/Preț
Produs

Integrated Circuit Failure Analysis

Autor Friedrich Beck
en Limba Engleză Hardback – 4 feb 1998
Fault analysis of highly-integrated semiconductor circuits has become an indispensable discipline in the optimization of product quality. Integrated Circuit Failure Analysis describes state-of-the-art procedures for exposing suspected failure sites in semiconductor devices. The author adopts a hands-on problem-oriented approach, founded on many years of practical experience, complemented by the explanation of basic theoretical principles. Features include: Advanced methods in device preparation and technical procedures for package inspection and semiconductor reliability. ? Illustration of chip isolation and step-by-step delayering of chips by wet chemical and modern plasma dry etching techniques. ? Particular analysis of bipolar and MOS circuits, although techniques are equally relevant to other semiconductors. ? Advice on the choice of suitable laboratory equipment. ? Numerous photographs and drawings providing guidance for checking results. Focusing on modern techniques, this practical text will enable both academic and industrial researchers and IC designers to expand the range of analytical and preparative methods at their disposal and to adapt to the needs of new technologies.
Citește tot Restrânge

Preț: 133525 lei

Preț vechi: 146731 lei
-9%

Puncte Express: 2003

Carte tipărită la comandă

Livrare economică 06-20 august

Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.

Specificații

ISBN-13: 9780471974017
ISBN-10: 0471974013
Pagini: 192
Dimensiuni: 157 x 235 x 15 mm
Greutate: 0.44 kg
Ediția:New.
Editura: Wiley
Locul publicării:Chichester, United Kingdom

Public țintă

Academic and industrial researchers and IC designers involved in identifying the basic mechanism of failure analysis and designing the next generation of subsystem.