Logic Minimization Algorithms for VLSI Synthesis The Springer International Series in Engineering and Computer Science, nr. 2 Autor Robert K. Brayton et al. 31 aug 1984 Hardback Preț: 1114.77 lei 1393.47 lei 6-8 săpt. -20%
Abstraction Refinement for Large Scale Model Checking Integrated Circuits and Systems Autor Chao Wang et al. 20 iul 2006 Hardback Preț: 617.39 lei 726.35 lei 6-8 săpt. -15%
Logic Synthesis and Verification Algorithms Autor Gary D. Hachtel et al. 18 mar 2013 Paperback Preț: 582.49 lei 685.29 lei 6-8 săpt. -15%