Logic Minimization Algorithms for VLSI Synthesis The Springer International Series in Engineering and Computer Science, nr. 2 Autor Robert K. Brayton et al. 17 sep 2011 Paperback Preț: 1113.77 lei 1392.22 lei 6-8 săpt. -20%
Abstraction Refinement for Large Scale Model Checking Integrated Circuits and Systems Autor Chao Wang et al. 6 dec 2014 Paperback Preț: 753.11 lei 918.43 lei 6-8 săpt. -18%
Logic Synthesis and Verification Algorithms Autor Gary D. Hachtel et al. 18 mar 2013 Paperback Preț: 587.77 lei 691.50 lei 6-8 săpt. -15%