Formal Methods in Computer-Aided Design
Editat de Mandayam Srivas, Albert Camillerien Limba Engleză Paperback – 23 oct 1996
The 25 revised full papers presented were selected from a total of 65 submissions; also included are three invited survey papers and four tutorial contributions. The volume covers all relevant formal aspects of work in computer-aided systems design, including verification, synthesis, and testing.
Preț: 331.80 lei
Preț vechi: 414.75 lei
-20%
Puncte Express: 498
Carte tipărită la comandă
Livrare economică 08-22 iulie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit de la 400.00 lei Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9783540619376
ISBN-10: 3540619372
Pagini: 488
Ilustrații: X, 478 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.73 kg
Ediția:1996
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540619372
Pagini: 488
Ilustrații: X, 478 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.73 kg
Ediția:1996
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
The need for formal methods for integrated circuit design.- Verification of all circuits in a floating-point unit using word-level model checking.- *BMDs can delay the use of theorem proving for verifying arithmetic assembly instructions.- Modular verification of multipliers.- Verification of IEEE compliant subtractive division algorithms.- Hierarchical verification of two-dimensional high-speed multiplication in PVS: A case study.- Experiments in automating hardware verification using inductive proof planning.- Verifying nondeterministic implementations of deterministic systems.- A methodology for processor implementation verification.- Coverage-directed test generation using symbolic techniques.- Self-consistency checking.- Inverting the abstraction mapping: A methodology for hardware verification.- Validity checking for combinations of theories with equality.- A unified approach for combining different formalisms for hardware verification.- Verification using uninterpreted functions and finite instantiations.- Formal verification of the Island Tunnel Controller using Multiway Decision Graphs.- VIS.- PVS: Combining specification, proof checking, and model checking.- HOL Light: A tutorial introduction.- A tutorial on digital design derivation using DRS.- ACL2 theorems about commercial microprocessors.- Formal synthesis in circuit design — A classification and survey.- Formal specification and verification of VHDL.- Specification of control flow properties for verification of synthesized VHDL designs.- An algebraic model of correctness for superscalar microprocessors.- Mechanically checking a lemma used in an automatic verification tool.- Automatic generation of invariants in processor verification.- A brief study of BDD package performance.- Local encodingtransformations for optimizing OBDD-representations of finite state machines.- Decomposition techniques for efficient ROBDD construction.- BDDs vs. Zero-Suppressed BDDs: for CTL symbolic model checking of Petri nets.- HDL-based integration of formal methods and CAD tools in the PREVAIL environment.