Cantitate/Preț
Produs
Total produse
Vezi coșul
Designing 2D and 3D Network-on-Chip Architectures de Konstantinos Tatas

Designing 2D and 3D Network-on-Chip Architectures

Autor Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch
en Limba Engleză Paperback – 23 aug 2016
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.
Citește tot Restrânge

Preț: 67293 lei

Preț vechi: 79167 lei
-15%

Puncte Express: 1009
Paperback 67293 lei
Hardback 62400 lei

Carte tipărită la comandă

Livrare economică 20 iulie-03 august

Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă

Specificații

ISBN-13: 9781493945504
ISBN-10: 1493945505
Pagini: 280
Ilustrații: XIII, 265 p. 144 illus., 79 illus. in color.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.43 kg
Ediția:Softcover reprint of the original 1st edition 2014
Editura: Springer
Locul publicării:New York, NY, United States

Cuprins

Part I: Network-on-Chip Design Methodology.- Network-on-Chip Technology: A Paradigm Shift.- NoC Modeling and Topology Exploration.- Communication Architecture.- Power and Thermal Effects and Management.- NoC-based System Integration.- NoC Verification and Testing.- The Spidergon STNoC.- Middleware Memory Management in NoC.- On Designing 3-D Platforms.- The SYSMANTIC NoC Design and Prototyping Framework.- Part II: Suggested Projects.-  Projects on Network-on Chip.

Textul de pe ultima copertă

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect.  It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools.  Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty.  Case studies are used to illuminate new design methodologies. 
·         Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect;
·         Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance;
·         Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management.