Architecture of Computing Systems - ARCS 2010
Editat de Christian Müller-Schloer, Wolfgang Karl, Sami Yehiaen Limba Engleză Paperback – 17 feb 2010
Preț: 333.13 lei
Preț vechi: 416.42 lei
-20%
Puncte Express: 500
Carte disponibilă
Livrare economică 19 august-02 septembrie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit de la 400.00 lei Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9783642119491
ISBN-10: 3642119492
Pagini: 264
Ilustrații: XIII, 247 p. 105 illus.
Dimensiuni: 155 x 235 x 15 mm
Greutate: 0.41 kg
Ediția:2010
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3642119492
Pagini: 264
Ilustrații: XIII, 247 p. 105 illus.
Dimensiuni: 155 x 235 x 15 mm
Greutate: 0.41 kg
Ediția:2010
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
Professional/practitionerCuprins
Keynote.- HyVM - Hybrid Virtual Machines - Efficient Use of Future Heterogeneous Chip Multiprocessors.- Processor Design.- How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT.- Complexity-Effective Rename Table Design for Rapid Speculation Recovery.- An Embedded GC Module with Support for Multiple Mutators and Weak References.- Embedded Systems.- A Hierarchical Distributed Control for Power and Performances Optimization of Embedded Systems.- Autonomic Workload Management for Multi-core Processor Systems.- Firefly Flashing Synchronization as Inspiration for Self-synchronization of Walking Robot Gait Patterns Using a Decentralized Robot Control Architecture.- Organic Computing and Self-organization.- The JoSchKa System: Organic Job Distribution in Heterogeneous and Unreliable Environments.- On Deadlocks and Fairness in Self-organizing Resource-Flow Systems.- Ad-Hoc Information Spread between Mobile Devices: A Case Study in Analytical Modeling of Controlled Self-organization in IT Systems.- Processor Design and Transactional Memory.- MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance.- Exploiting Inactive Rename Slots for Detecting Soft Errors.- Efficient Transaction Nesting in Hardware Transactional Memory.- Energy Management in Distributed Environments and Ad-Hoc Grids.- Decentralized Energy-Management to Control Smart-Home Architectures.- EnergySaving Cluster Roll: Power Saving System for Clusters.- Effect of the Degree of Neighborhood on Resource Discovery in Ad Hoc Grids.- Performance Modelling and Benchmarking.- Compiler-Directed Performance Model Construction for Parallel Programs.- A Method for Accurate High-Level Performance Evaluation of MPSoC Architectures Using Fine-Grained Generated Traces.- JetBench:An Open Source Real-time Multiprocessor Benchmark.- Accelerators and GPUs.- A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics.- Optimizing Stencil Application on Multi-thread GPU Architecture Using Stream Programming Model.
Caracteristici
Fast track conference proceeding Unique visibility State-of-the-Art research