Transient and Permanent Error Control for Networks-on-Chip
Autor Qiaoyan Yu, Paul Ampaduen Limba Engleză Hardback – 17 noi 2011
Preț: 618.50 lei
Preț vechi: 727.65 lei
-15%
Puncte Express: 928
Carte tipărită la comandă
Livrare economică 21 august-04 septembrie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9781461409618
ISBN-10: 1461409616
Pagini: 172
Ilustrații: XII, 160 p.
Dimensiuni: 160 x 241 x 15 mm
Greutate: 0.43 kg
Ediția:2012
Editura: Springer
Locul publicării:New York, NY, United States
ISBN-10: 1461409616
Pagini: 172
Ilustrații: XII, 160 p.
Dimensiuni: 160 x 241 x 15 mm
Greutate: 0.43 kg
Ediția:2012
Editura: Springer
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Introduction.- Existing Transient and Permanent Error Management in NoCs.- Adaptive Error Control Coding at Datalink Layer.- Transient and Permanent Link Errors Co-Management.- Dual-Layer Cooperative Error Control for Transient Error.- A Flexible Parallel Simulator for Networks-on-Chip with Error Control.- Conclusions and Future Directions.
Textul de pe ultima copertă
This book addresses reliability and energy efficiency of on-chip networks using a configurable error control coding (ECC) scheme for datalink-layer transient error management. The method can adjust both error detection and correction strengths at runtime by varying the number of redundant wires for parity-check bits. Methods are also presented to tackle joint transient and permanent error correction, exploiting the redundant resources already available on-chip. A parallel and flexible network simulator is also introduced, which facilitates examining the impact of various error control methods on network-on-chip performance.
- Includes a complete survey of error control methods for reliable networks-on-chip, evaluated for reliability, energy and performance metrics;
- Provides analysis of error control in various network-on-chip layers, as well as presentation of an innovative multi-layer error control coding technique;
- Presents state-of-the-art solutions to address simultaneously reliability, energy and performance;
- Describes configurable error management solutions and their hardware implementation details for variable noise conditions;
- Provides details of a flexible and parallel NoC simulator and corresponding simulation setup to achieve the reported results.