The Verilog PLI Handbook: The Springer International Series in Engineering and Computer Science, cartea 666
Autor Stuart Sutherlanden Limba Engleză Paperback – 18 apr 2013
Din seria The Springer International Series in Engineering and Computer Science
- 18%
Preț: 1177.92 lei - 18%
Preț: 921.36 lei - 20%
Preț: 633.65 lei - 20%
Preț: 621.64 lei - 20%
Preț: 618.96 lei - 24%
Preț: 876.97 lei - 20%
Preț: 622.37 lei - 20%
Preț: 950.07 lei - 20%
Preț: 621.01 lei - 18%
Preț: 903.90 lei - 20%
Preț: 950.72 lei - 18%
Preț: 919.85 lei - 15%
Preț: 621.23 lei - 18%
Preț: 913.32 lei - 18%
Preț: 1173.85 lei - 15%
Preț: 619.12 lei - 18%
Preț: 904.83 lei - 18%
Preț: 904.83 lei - 20%
Preț: 1234.64 lei - 20%
Preț: 1725.82 lei - 20%
Preț: 988.33 lei -
Preț: 381.30 lei - 20%
Preț: 610.19 lei - 18%
Preț: 1193.58 lei - 20%
Preț: 622.65 lei - 20%
Preț: 1234.18 lei - 18%
Preț: 911.89 lei - 20%
Preț: 625.45 lei - 15%
Preț: 617.25 lei - 15%
Preț: 632.40 lei - 18%
Preț: 1179.97 lei - 15%
Preț: 624.94 lei - 15%
Preț: 618.83 lei - 15%
Preț: 631.79 lei - 20%
Preț: 620.83 lei - 18%
Preț: 923.62 lei - 15%
Preț: 619.25 lei - 18%
Preț: 1180.20 lei - 18%
Preț: 912.45 lei
Preț: 1247.91 lei
Preț vechi: 1521.84 lei
-18%
Puncte Express: 1872
Carte tipărită la comandă
Livrare economică 03-17 octombrie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9781475783711
ISBN-10: 147578371X
Pagini: 812
Ilustrații: XXIV, 784 p.
Dimensiuni: 155 x 235 x 44 mm
Greutate: 1.21 kg
Ediția:Softcover reprint of the original 2nd edition 2002
Editura: Springer
Colecția The Springer International Series in Engineering and Computer Science
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
ISBN-10: 147578371X
Pagini: 812
Ilustrații: XXIV, 784 p.
Dimensiuni: 155 x 235 x 44 mm
Greutate: 1.21 kg
Ediția:Softcover reprint of the original 2nd edition 2002
Editura: Springer
Colecția The Springer International Series in Engineering and Computer Science
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
The VPI Portion of the Verilog PLI Standard.- Creating PLI Applications Using VPI Routines.- Interfacing VPI Applications to Verilog Simulators.- How to Use the VPI Routines.- Details about the VPI Routine Library.- Reading and Modifying Values Using VPI Routines.- Synchronizing to Simulations Using VPI Callbacks.- The TF/ACC Portion of the Verilog PLI Standard.- Creating PLI Applications Using TF and ACC Routines.- Interfacing TF/ACC Applications to Verilog Simulators.- How to Use the TF Routines.- Reading and Writing Values Using TF Routines.- Synchronizing to Simulations Using Misctf Routines.- Interfacing to C Models Using TF Routines.- How to Use the ACC Routines.- Details on the ACC Routine Library.- Reading and Modifying Values Using ACC Routines.- Using the Value Change Link (VCL).- Interfacing to C Models Using ACC Routines.- Interfacing to C Models Using VPI Routines.
Recenzii
"The Verilog PLI Handbook is the best book written about the PLI. Use it once, and it will pay for itself by saving you a great deal of time. The book brings clarity to the Verilog Programming Language Interface. The descriptions and extensive examples shed new light on the many dark corners of the PLI. Stuart Sutherland has produced the definitive guide, covering all versions and uses for the PLI. I recommend this book to all Verilog users who want to learn about the PLI."
(Chris Spear, Verification Consultant, Synopsys, Inc.)
(Chris Spear, Verification Consultant, Synopsys, Inc.)
Notă biografică
Mr. Stuart Sutherland is a member of the IEEE Verilog standards committee, where he is co-chair of the PLI standards task force and technical editor for the PLI sections of the IEEE 1364 Verilog Language Reference Manual.
Mr. Sutherland has more than 14 years of experience in hardware design and over ten years of experience with Verilog. He is the founder of Sutherland HDL Inc., located in Portland Oregon. Sutherland HDL provides expert Verilog HDL and Verilog PLI design services, including training, modeling, design verification and software tool evaluation. Verilog training is one of the specialties of Sutherland HDL. Prior to founding Sutherland HDL in 1992, Mr. Sutherland was as an engineer at Sanders Display Products Division in New Hampshire, where he worked on high speed graphics systems for the defense industry. In 1988, he became a senior applications engineer for Gateway Design Automation, the founding company of Verilog. AtGateway, which was acquired by Cadence Design Systems in 1989, Mr. Sutherland specialized in training and support for logic simulation, timing analysis, fault simulation, and the Verilog PLI. Mr. Sutherland has also worked closely with several EDA vendors to specify, test and bring to market Verilog simulation products. Mr. Sutherland holds a Bachelor of Science in Computer Science, with an emphasis in Electronic Engineering Technology, from Weber State University (Ogden, Utah) and Franklin Pierce College (Nashua, New Hampshire). He has taught Verilog engineering courses at the University of California, Santa Cruz (Santa Clara extension), and has authored the popular "Verilog HDL Quick Reference Guide" and "Verilog PU Quick Reference Guide". He has presented tutorials and papers at the International Verilog Conference and at the International Cadence User's Group Conference, and has won awards for best speaker and best tutorial.
Mr. Sutherland has more than 14 years of experience in hardware design and over ten years of experience with Verilog. He is the founder of Sutherland HDL Inc., located in Portland Oregon. Sutherland HDL provides expert Verilog HDL and Verilog PLI design services, including training, modeling, design verification and software tool evaluation. Verilog training is one of the specialties of Sutherland HDL. Prior to founding Sutherland HDL in 1992, Mr. Sutherland was as an engineer at Sanders Display Products Division in New Hampshire, where he worked on high speed graphics systems for the defense industry. In 1988, he became a senior applications engineer for Gateway Design Automation, the founding company of Verilog. AtGateway, which was acquired by Cadence Design Systems in 1989, Mr. Sutherland specialized in training and support for logic simulation, timing analysis, fault simulation, and the Verilog PLI. Mr. Sutherland has also worked closely with several EDA vendors to specify, test and bring to market Verilog simulation products. Mr. Sutherland holds a Bachelor of Science in Computer Science, with an emphasis in Electronic Engineering Technology, from Weber State University (Ogden, Utah) and Franklin Pierce College (Nashua, New Hampshire). He has taught Verilog engineering courses at the University of California, Santa Cruz (Santa Clara extension), and has authored the popular "Verilog HDL Quick Reference Guide" and "Verilog PU Quick Reference Guide". He has presented tutorials and papers at the International Verilog Conference and at the International Cadence User's Group Conference, and has won awards for best speaker and best tutorial.