Software and Compilers for Embedded Systems
Editat de Andreas Krallen Limba Engleză Paperback – 16 sep 2003
Preț: 328.29 lei
Preț vechi: 410.37 lei
-20%
Puncte Express: 492
Carte tipărită la comandă
Livrare economică 06-20 august
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit de la 400.00 lei Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9783540201458
ISBN-10: 3540201459
Pagini: 420
Ilustrații: X, 406 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.63 kg
Ediția:2003
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540201459
Pagini: 420
Ilustrații: X, 406 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.63 kg
Ediția:2003
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Invited Talk.- The Transmeta Crusoe: VLIW Embedded in CISC.- Code Size Reduction.- Limited Address Range Architecture for Reducing Code Size in Embedded Processors.- Predicated Instructions for Code Compaction.- Code Generation for a Dual Instruction Set Processor Based on Selective Code Transformation.- Code Selection.- Code Instruction Selection Based on SSA-Graphs.- A Code Selection Method for SIMD Processors with PACK Instructions.- Reconstructing Control Flow from Predicated Assembly Code.- Loop Optimizations.- Control Flow Analysis for Recursion Removal.- An Unfolding-Based Loop Optimization Technique.- Tailoring Software Pipelining for Effective Exploitation of Zero Overhead Loop Buffer.- Automatic Retargeting.- Case Studies on Automatic Extraction of Target-Specific Architectural Parameters in Complex Code Generation.- Extraction of Efficient Instruction Schedulers from Cycle-True Processor Models.- System Design.- A Framework for the Design and Validation of Efficient Fail-Safe Fault-Tolerant Programs.- A Case Study on a Component-Based System and Its Configuration.- Composable Code Generation for Model-Based Development.- Code Generation for Packet Header Intrusion Analysis on the IXP1200 Network Processor.- Register Allocation.- Retargetable Graph-Coloring Register Allocation for Irregular Architectures.- Fine-Grain Register Allocation Based on a Global Spill Costs Analysis.- Offset Assignment.- Unified Instruction Reordering and Algebraic Transformations for Minimum Cost Offset Assignment.- Improving Offset Assignment through Simultaneous Variable Coalescing.- Analysis and Profiling.- Transformation of Meta-Information by Abstract Co-interpretation.- Performance Analysis for Identification of (Sub-)Task-Level Parallelism in Java.- Towards Superinstructions for Java Interpreters.- Memory and Cache Optimizations.- Partitioning for DSP Software Synthesis.- Efficient Variable Allocation to Dual Memory Banks of DSPs.- Cache Behavior Modeling of Codes with Data-Dependent Conditionals.- FICO: A Fast Instruction Cache Optimizer.