Rapid Prototyping of Digital Systems: Quartus® II Edition
Autor James O. Hamblen, Tyson S. Hall, Michael D. Furmanen Limba Engleză Paperback – 30 sep 2005
Rapid Prototyping of Digital Systems: Quartus II Edition includes four tutorials on the Altera Quartus II and NIOS II tool environment, an overview of programmable logic, and IP cores with several easy-to-use input and output functions. These features were developed to help students get started quickly. Early design examples use schematic capture and IP cores developed for the Altera UP FPGA boards. VHDL is used for more complex designs after a short introduction to VHDL-based synthesis. New to this edition is an overview of System-on-a-Programmable Chip (SOPC) technology and SOPC design examples for the UP3 using Altera's new NIOS II Processor hardware and C software development tools.
Preț: 390.81 lei
Nou
Puncte Express: 586
Preț estimativ în valută:
69.15€ • 80.55$ • 60.38£
69.15€ • 80.55$ • 60.38£
Carte tipărită la comandă
Livrare economică 19 ianuarie-02 februarie 26
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780387277288
ISBN-10: 0387277285
Pagini: 371
Ilustrații: XVI, 371 p. 234 illus. With online files/update.
Dimensiuni: 178 x 254 x 21 mm
Greutate: 0.84 kg
Ediția:2006
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 0387277285
Pagini: 371
Ilustrații: XVI, 371 p. 234 illus. With online files/update.
Dimensiuni: 178 x 254 x 21 mm
Greutate: 0.84 kg
Ediția:2006
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
Public țintă
Lower undergraduateCuprins
Tutorial I: The 15-Minute Design.- The Altera UP 3 Board.- Programmable Logic Technology.- Tutorial II: Sequential Design and Hierarchy.- UP3core Library Functions.- Using VHDL for Synthesis of Digital Hardware.- Using Verilog for Synthesis of Digital Hardware.- State Machine Design: The Electric Train Controller.- A Simple Computer Design: The µP 3.- VGA Video Display Generation.- Interfacing to the PS/2 Keyboard and Mouse.- Legacy Digital I/O Interfacing Standards.- UP 3 Robotics Projects.- A RISC Design: Synthesis of the MIPS Processor Core.- Introducing System-on-a-Programmable-Chip.- Tutorial III: Nios II Processor Software Development.- Tutorial IV: Nios II Processor Hardware Design.
Caracteristici
Uses Altera's new Quartus II CAD tool Includes laboratory projects for Altera's UP 2 and the new UP 3 FPGA board Presents System-on-a-Programmable Chip design using the NIOS processor Includes supplementary material: sn.pub/extras