Near Threshold Computing
Editat de Michael Hübner, Cristina Silvanoen Limba Engleză Paperback – 23 aug 2016
· Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point;
· Investigates how performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes.
Preț: 365.51 lei
Puncte Express: 548
Carte tipărită la comandă
Livrare economică 08-22 iulie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit de la 400.00 lei Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9783319372099
ISBN-10: 3319372092
Pagini: 116
Ilustrații: IX, 100 p.
Dimensiuni: 155 x 235 x 7 mm
Greutate: 0.19 kg
Ediția:Softcover reprint of the original 1st edition 2016
Editura: Springer
Locul publicării:Cham, Switzerland
ISBN-10: 3319372092
Pagini: 116
Ilustrații: IX, 100 p.
Dimensiuni: 155 x 235 x 7 mm
Greutate: 0.19 kg
Ediția:Softcover reprint of the original 1st edition 2016
Editura: Springer
Locul publicării:Cham, Switzerland
Cuprins
PART I: NTC opportunities, challenges and limits.- Chapter 1: Extreme Energy Efficiency by Near Threshold Voltage Operation.- Part II Micro-architecture challenges and energy management at NTC.- Chapter2: Many-core Architecture for NTC: Energy Efficiency from the Ground Up.- Chapter 3: Variability-Aware Voltage Island Management for Near-Threshold Voltage Computing With Performance Guarantees.- Part III Memory system design for NTC.- Chapter4: Resizable Data Composer (RDC) Cache: A Near-Threshold Cache tolerating Process Variation Via architectural fault tolerance.- Chapter 5 Memories for NTC.
Textul de pe ultima copertă
This book explores near-threshold computing (NTC), a design-space using techniques to run digital chips (processors) near the lowest possible voltage. Readers will be enabled with specific techniques to design chips that are extremely robust; tolerating variability and resilient against errors. Variability-aware voltage and frequency allocation schemes will be presented that will provide performance guarantees, when moving toward near-threshold manycore chips.
· Provides an introduction to near-threshold computing, enabling reader with a variety of tools to face the challenges of the power/utilization wall;
· Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point;
· Investigates how performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes.
· Provides an introduction to near-threshold computing, enabling reader with a variety of tools to face the challenges of the power/utilization wall;
· Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point;
· Investigates how performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes.