Cantitate/Preț
Produs
Total produse
Vezi coșul
High Performance Multi-Channel High-Speed I/O Circuits de Taehyoun Oh

High Performance Multi-Channel High-Speed I/O Circuits

Autor Taehyoun Oh, Ramesh Harjani
en Limba Engleză Hardback – 7 sep 2013
This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds. This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
Citește tot Restrânge

Preț: 61485 lei

Preț vechi: 72335 lei
-15%

Puncte Express: 922
Paperback 60877 lei
Hardback 61485 lei

Carte tipărită la comandă

Livrare economică 04-18 iunie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă

Specificații

ISBN-13: 9781461449621
ISBN-10: 1461449626
Pagini: 100
Ilustrații: X, 89 p. 64 illus., 44 illus. in color.
Dimensiuni: 160 x 241 x 11 mm
Greutate: 0.33 kg
Ediția:2014
Editura: Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- 2x6 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Scheme in 130 nm CMOS Process.- 4x12 Gb/s MIMO Crosstalk Cancellation and Signal Reutilization Receiver in 65 nm CMOS Process.- Adaptive XTCR, AGC, and Adaptive DFE Loop.- Research Summary & Contributions.- References.- Appendix A: Noise Analysis.- Appendix B: Issues of Applying Consecutive 2x2 XTCR on Multi-Lane I/Os (≥ 4).- Appendix C: Transmitter-Side Discrete-Time FIR XTC Filter versus Receiver-Side Analog-IIR XTC Filter.- Appendix D: Line Mismatch Sensitivity.- Appendix E: Input Matching for 4x4 XTCR Receiver Test Bench.- Appendix F: Bandwidth Improvement by Technology Scaling.

Textul de pe ultima copertă

This book describes design techniques that can be used to mitigate crosstalk in high-speed I/O circuits. The focus of the book is in developing compact and low power integrated circuits for crosstalk cancellation, inter-symbol interference (ISI) mitigation and improved bit error rates (BER) at higher speeds.  This book is one of the first to discuss in detail the problem of crosstalk and ISI mitigation encountered as data rates have continued beyond 10Gb/s. Readers will learn to avoid the data performance cliff, with circuits and design techniques described for novel, low power crosstalk cancellation methods that are easily combined with current ISI mitigation architectures.
·         Describes technology and design ideas for power-efficient crosstalk cancellation in multi-channel high-speed I/O circuits;
·         Includes critical background knowledge related to channel ISI equalization circuits;
·         Provides crosstalk cancellation circuit methods that can be adapted efficiently to currently used equalization circuits in high-speed I/O receivers; key crosstalk cancellation blocks can be merged easily with automatic gain control (AGC) circuits in current I/O systems.