Concurrent Computations: Algorithms, Architecture, and Technology
Autor Stuart K. Tewksbury, Bradley Dickinson, Stuart C. Schwartzen Limba Engleză Paperback – 28 mar 2012
Preț: 407.81 lei
Puncte Express: 612
Carte tipărită la comandă
Livrare economică 13-27 iulie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9781468455137
ISBN-10: 1468455133
Pagini: 740
Ilustrații: XII, 726 p.
Dimensiuni: 178 x 254 x 39 mm
Greutate: 1.26 kg
Ediția:1988
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 1468455133
Pagini: 740
Ilustrații: XII, 726 p.
Dimensiuni: 178 x 254 x 39 mm
Greutate: 1.26 kg
Ediția:1988
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
I. Technology Issues.- 1. An Ideology For Nanoelectronics.- 2. Optical Digital Computers — Devices and Architecture.- 3. VLSI Implementations of Neural Network Models.- 4. Piggyback WSI GaAs Systolic Engine.- 5. Future Physical Environments and Concurrent Computation.- 6. Understanding Clock Skew in Synchronous Systems.- II. Theoretical Issues.- 7. On Validating Parallel Architectures via Graph Embeddings.- 8. Fast Parallel Algorithms for Reducible Flow Graphs.- 9. Optimal Tree Contraction in the EREW Model.- 10. The Dynamic Tree Expression Problem.- 11. Randomized Parallel Computation.- 12. A Modest Proposal for Communication Costs in Multicomputers.- 13. Processes, Objects and Finite Events: On a formal model of concurrent (hardware) systems.- 14. Timeless Truths about Sequential Circuits.- III: Communication Issues.- 15. The SDEF Systolic Programming System.- 16. Cyclo-Static Realizations, Loop Unrolling and CPM: Optimum Multiprocessor Scheduling.- 17. Network Traffic Scheduling Algorithm for Application-Specific Architectures.- 18. Implementations of Load Balanced Active-Data Models of Parallel Computation.- 19. A Fine-Grain, Message-Passing Processing Node.- 20. Unifying Programming Support for Parallel Computers.- IV: Fault Tolerance and Reliability.- 21. System-Level Diagnosis: A Perspective for the Third Decade.- 22. Self-Diagnosable and Self-Reconfigurable VLSI Array Structures.- 23. Hierarchical Modeling for Reliability and Performance Measures.- 24. Applicative Architectures for Fault-Tolerant Multiprocessors.- 25. Fault-Tolerant Multistage Interconnection Networks for Multiprocessor Systems.- 26. Analyzing the Connectivity and Bandwidth of Multiprocessors with Multi-stage Interconnection Networks.- 27. Partially Augmented Data Manipulator Networks: MinimalDesigns and Fault Tolerance.- 28. The Design of Inherently Fault-Tolerant Systems.- 29. Fault-Tolerant LU-Decomposition in a Two-Dimensional Systolic Array.- V: System Issues.- 30. Programming Environments for Highly Parallel Scientific Computers.- 31. Systolic Designs for State Space Models: Kalman Filtering and Neural Network.- 32. The Gated Interconnection Network for Dynamic Programming.- 33. Decoding of Rate k/n Convolutional Codes in VLSI.- 34. IC* Supercomputing Environment.- 35. The Distributed Macro Controller for GSIMD Machines.- 36. The Linda Machine.