3D Integration for Noc-Based Soc Architectures
Editat de Abbas Sheibanyrad, Frédéric Pétrot, Axel Jantschen Limba Engleză Hardback – 10 dec 2010
Preț: 939.97 lei
Preț vechi: 1146.31 lei
-18%
Puncte Express: 1410
Carte tipărită la comandă
Livrare economică 08-22 august
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9781441976178
ISBN-10: 1441976175
Pagini: 278
Ilustrații: X, 278 p.
Dimensiuni: 167 x 245 x 28 mm
Greutate: 0.6 kg
Ediția:2011 edition
Editura: Springer
Locul publicării:New York, NY, United States
ISBN-10: 1441976175
Pagini: 278
Ilustrații: X, 278 p.
Dimensiuni: 167 x 245 x 28 mm
Greutate: 0.6 kg
Ediția:2011 edition
Editura: Springer
Locul publicării:New York, NY, United States
Public țintă
Professional/practitionerCuprins
Three-Dimensional Integration of Integrated Circuits - an Introduction.- The Promises and Limitation of 3-D Integration.- Testing 3D Stacked ICs Containing Through-Silicon Vias.- Design and Computer Aided Design of 3DIC.- Physical Analysis of NoC Topologies for 3-D Integrated Systems.- Three-Dimensional Networks-on-Chip: Performance Evaluation.- Asynchronous 3D-NoCs.- Design of Application-Specific 3D Networks-on-Chip Architectures.- 3D Network on Chip Topology Synthesis: Designing Custom Topologies for Chip Stacks.- 3-D NoC on Inductive Wireless Interconnect.- Influence of Stacked 3D Memory/Cache architectures on GPUs.
Textul de pe ultima copertă
Back Cover CopySERIES:Integrated Circuits and Systems 3D-Integration for NoC-based SoC Architectures by: (Editors)Abbas Sheibanyrad Frédéric Petrot Axel Janstch This book investigates on the promises, challenges, and solutions for the 3D Integration (vertically stacking) of embedded systems connected via a network on a chip. It covers the entire architectural design approach for 3D-SoCs. 3D-Integration technologies, 3D-Design techniques, and 3D-Architectures have emerged as topics critical for current R&D leading to a broad range of products. This book presents a comprehensive, system-level overview of three-dimensional architectures and micro-architectures. •Presents a comprehensive, system-level overview of three-dimensional architectures and micro-architectures; •Covers the entire architectural design approach for 3D-SoCs;•Includes state-of-the-art treatment of 3D-Integration technologies, 3D-Design techniques, and 3D-Architectures.
Caracteristici
Provides a detailed background on the state of error control methods for on-chip interconnects, including Error Control Coding, Double Sampling, and On-Line Testing Describes the use of more complex concatenated codes such as Hamming Product Codes with Type-II HARQ, while emphasizing integration techniques for on-chip interconnect links Presents techniques for managing intermittent and permanent errors using a non-interrupting in-line test method with spare wire replacement Includes supplementary material: sn.pub/extras