TRON Project 1990: Open-Architecture Computer Systems
Editat de Ken Sakamuraen Limba Engleză Paperback – 25 feb 2012
Preț: 330.05 lei
Preț vechi: 412.56 lei
-20%
Puncte Express: 495
Carte tipărită la comandă
Livrare economică 20 iulie-03 august
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit de la 400.00 lei Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9784431681311
ISBN-10: 4431681310
Pagini: 452
Ilustrații: XI, 436 p.
Dimensiuni: 170 x 244 x 24 mm
Greutate: 0.71 kg
Ediția:Softcover reprint of the original 1st ed. 1990
Editura: Springer
Colecția Springer
Locul publicării:Tokyo, Japan
ISBN-10: 4431681310
Pagini: 452
Ilustrații: XI, 436 p.
Dimensiuni: 170 x 244 x 24 mm
Greutate: 0.71 kg
Ediția:Softcover reprint of the original 1st ed. 1990
Editura: Springer
Colecția Springer
Locul publicării:Tokyo, Japan
Public țintă
ResearchCuprins
Key Note Address.- Programmable Interface Design in HFDS.- 1: ITRON.- Considerations of the Performance of a Real-Time OS.- Dynamic Stepwise Task Scheduling Algorithm for a Tightly-Coupled Multiprocessor ITRON.- A Graphical Debugger for HI8.- HI8-3X: A AITRON-Specification Realtime Operating System for H8/300 Series Microcontrollers.- 2: BTRON.- Design Policy of the Operating System Based on the BTRON2 Specification.- A Study on a Hypermedia Editor on BTRON1 Specification Operating System.- 3: CTRON.- CTRON Software Portability Evaluation.- Portability Consideration of i386™-Based Basic OS (OS/CT).- OS Subset Structure Achieving AP Portability.- An Evaluation Method of Kernel Products Based on CTRON.- Development of CTRON Operating System for Communication Processing.- 4: CHIP (1).- Implementation and Evaluation of Oki 32-bit Microprocessor 032.- Design Considerations of On-Chip-Type Floating-Point Units.- The Design Method of High Speed Cache Controller/Memory (CCM) for the GMICRO Family Microprocessors.- The Evaluation of M32/100’s Bitmap Instructions Used in the Graphic Primitive.- 5: CHIP (2).- Inline Procedures Boost Performance on TRON Architecture.- A Forth Kernel for Gmicro.- The GMICRO Microprocessor and the AT&T UNIX Operating System.- SRM32: Implementation of Symbolic ROM Monitor on GMICRO F32 Series.- Performance Evaluation of TOXBUS.- Appendix: Additional Contributions.- Realtime OS TR90 Based on Micro-ITRON Specification.- Communication Terminal for Heterogeneous Network Based on BTRON HMI.- Pitfalls on the Road to Portability.- Realization of the Micro-CTRON Kernel under pSOS +.- List of Contributors.- Index of Keywords.