Spacer Engineered FinFET Architectures: High-Performance Digital Circuit Applications
Autor Sudeb Dasgupta, Brajesh Kumar Kaushik, Pankaj Kumar Palen Limba Engleză Paperback – 30 iun 2020
Preț: 340.64 lei
Preț vechi: 410.36 lei
-17%
Puncte Express: 511
Preț estimativ în valută:
60.24€ • 70.69$ • 52.25£
60.24€ • 70.69$ • 52.25£
Carte indisponibilă temporar
Doresc să fiu notificat când acest titlu va fi disponibil:
Se trimite...
Specificații
ISBN-13: 9780367573553
ISBN-10: 0367573555
Pagini: 154
Dimensiuni: 156 x 234 mm
Greutate: 0.45 kg
Ediția:1
Editura: CRC Press
Colecția CRC Press
ISBN-10: 0367573555
Pagini: 154
Dimensiuni: 156 x 234 mm
Greutate: 0.45 kg
Ediția:1
Editura: CRC Press
Colecția CRC Press
Cuprins
Preface
About the Authors
Chapter 1 ◾ Introduction to Nanoelectronics
Chapter 2 ◾ Tri-Gate FinFET Technology and Its Advancement
Chapter 3 ◾ Dual-k Spacer Device Architecture and Its Electrostatics
Chapter 4 ◾ Capacitive Analysis and Dual-k FinFET-Based Digital Circuit Design
Chapter 5 ◾ Design Metric Improvement of a Dual-k–Based SRAM Cell
Chapter 6 ◾ Statistical Variability and Sensitivity Analysis
INDEX
About the Authors
Chapter 1 ◾ Introduction to Nanoelectronics
Chapter 2 ◾ Tri-Gate FinFET Technology and Its Advancement
Chapter 3 ◾ Dual-k Spacer Device Architecture and Its Electrostatics
Chapter 4 ◾ Capacitive Analysis and Dual-k FinFET-Based Digital Circuit Design
Chapter 5 ◾ Design Metric Improvement of a Dual-k–Based SRAM Cell
Chapter 6 ◾ Statistical Variability and Sensitivity Analysis
INDEX
Notă biografică
Sudeb Dasgupta, Brajesh Kumar Kaushik, Pankaj Kumar Pal
Descriere
This book focusses on the spacer engineering aspects of novel MOS-based device–circuit co-design in sub-20nm technology node, its process complexity, variability, and reliability issues. It comprehensively explores the FinFET/tri-gate architectures with their circuit/SRAM suitability and tolerance to random statistical variations.