Intelligent Memory Systems
Editat de Frederic T. Chong, Christoforos Kozyrakis, Mark Oskinen Limba Engleză Paperback – 29 aug 2001
Preț: 317.26 lei
Preț vechi: 396.57 lei
-20%
Puncte Express: 476
Preț estimativ în valută:
56.10€ • 64.83$ • 48.47£
56.10€ • 64.83$ • 48.47£
Carte tipărită la comandă
Livrare economică 04-18 mai
Specificații
ISBN-13: 9783540423287
ISBN-10: 3540423281
Pagini: 204
Ilustrații: VIII, 196 p.
Dimensiuni: 155 x 235 x 12 mm
Greutate: 0.32 kg
Ediția:2001
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540423281
Pagini: 204
Ilustrații: VIII, 196 p.
Dimensiuni: 155 x 235 x 12 mm
Greutate: 0.32 kg
Ediția:2001
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Memory Technology.- A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro.- Software Controlled Reconfigurable On-chip Memory for High Performance Computing.- Processor and Memory Architecture.- Content-Based Prefetching: Initial Results.- Memory System Support for Dynamic Cache Line Assembly.- Adaptively Mapping Code in an Intelligent Memory Architecture.- Applications and Operating Systems.- The Characterization of Data Intensive Memory Workloads on Distributed PIM Systems?.- Memory Management in a PIM-Based Architecture.- Compiler Technology.- Exploiting On-chip Memory Bandwidth in the VIRAM Compiler.- FlexCache: A Framework for Flexible Compiler Generated Data Caching.- Poster Session.- Aggressive Memory-Aware Compilation.- Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips?.- SAGE: A New Analysis and Optimization System for FlexRAM Architecture.- Performance/Energy Efficiency of Variable Line-Size Caches for Intelligent Memory Systems.- The DIVA Emulator: Accelerating Architecture Studies for PIM-Based Systems.- Compiler-Directed Cache Line Size Adaptivity ?.- Summary of Question/Answer Sessions for Workshop Presentations.
Caracteristici
Includes supplementary material: sn.pub/extras