Formal Methods in Computer-Aided Design
Editat de Warren A. Jr. Hunt, Steven D. Johnsonen Limba Engleză Paperback – 18 oct 2000
Preț: 637.42 lei
Preț vechi: 796.77 lei
-20%
Puncte Express: 956
Carte tipărită la comandă
Livrare economică 08-22 iulie
Livrare prin curier în România Termenul estimat este afișat lângă disponibilitate.
Transport gratuit pentru acest produs Plată online sau ramburs, în funcție de opțiunile comenzii.
Retur gratuit în 14 zile Comandă securizată și suport în română.
Specificații
ISBN-13: 9783540412199
ISBN-10: 3540412190
Pagini: 564
Ilustrații: XII, 552 p.
Dimensiuni: 155 x 235 x 31 mm
Greutate: 0.84 kg
Ediția:2000
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540412190
Pagini: 564
Ilustrații: XII, 552 p.
Dimensiuni: 155 x 235 x 31 mm
Greutate: 0.84 kg
Ediția:2000
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Applications of Hierarchical Verification in Model Checking.- Applications of Hierarchical Verification in Model Checking.- Invited Talk.- Trends in Computing.- Invited Paper.- A Case Study in Formal Verification of Register-Transfer Logic with ACL2: The Floating Point Adder of the AMD Athlon TM Processor.- Contributed Papers.- An Algorithm for Strongly Connected Component Analysis in n log n Symbolic Steps.- Automated Refinement Checking for Asynchronous Processes.- Border-Block Triangular Form and Conjunction Schedule in Image Computation.- B2M: A Semantic Based Tool for BLIF Hardware Descriptions.- Checking Safety Properties Using Induction and a SAT-Solver.- Combining Stream-Based and State-Based Verification Techniques.- A Comparative Study of Symbolic Algorithms for the Computation of Fair Cycles.- Correctness of Pipelined Machines.- Do You Trust Your Model Checker?.- Executable Protocol Specification in ESL.- Formal Verification of Floating Point Trigonometric Functions.- Hardware Modeling Using Function Encapsulation.- A Methodology for the Formal Analysis of Asynchronous Micropipelines.- A Methodology for Large-Scale Hardware Verification.- Model Checking Synchronous Timing Diagrams.- Model Reductions and a Case Study.- Modeling and Parameters Synthesis for an Air TrafficManagement System.- Monitor-Based Formal Specification of PCI.- SAT-Based Image Computation with Application in Reachability Analysis.- SAT-Based Verification without State Space Traversal.- Scalable Distributed On-the-Fly Symbolic Model Checking.- The Semantics of Verilog Using Transition System Combinators.- Sequential Equivalence Checking by Symbolic Simulation.- Speeding Up Image Computation by Using RTL Information.- Symbolic Checking of Signal-Transition Consistency for Verifying High-Level Designs.- Symbolic Simulation with Approximate Values.- A Theory of Consistency for Modular Synchronous Systems.- Verifying Transaction Ordering Properties in Unbounded Bus Networks through Combined Deductive/Algorithmic Methods.- Visualizing System Factorizations with Behavior Tables.