Cantitate/Preț
Produs

Cryptographic Hardware and Embedded Systems -- CHES 2014

Editat de Lejla Batina, Matthew Robshaw
en Limba Engleză Paperback – 22 sep 2014
This book constitutes the proceedings of the 16th International Workshop on Cryptographic Hardware and Embedded Systems, CHES 2014, held in Busan, South Korea, in September 2014. The 33 full papers included in this volume were carefully reviewed and selected from 127 submissions. They are organized in topical sections named: side-channel attacks; new attacks and constructions; countermeasures; algorithm specific SCA; ECC implementations; implementations; hardware implementations of symmetric cryptosystems; PUFs; and RNGs and SCA issues in hardware.
Citește tot Restrânge

Preț: 33915 lei

Preț vechi: 42394 lei
-20%

Puncte Express: 509

Preț estimativ în valută:
5997 6877$ 5183£

Carte tipărită la comandă

Livrare economică 27 aprilie-11 mai


Specificații

ISBN-13: 9783662447086
ISBN-10: 3662447088
Pagini: 632
Ilustrații: XIV, 618 p. 192 illus.
Dimensiuni: 155 x 235 x 34 mm
Greutate: 0.94 kg
Ediția:2014
Editura: Springer
Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Side-Channel Attacks.- EM Attack Is Non-invasive? - Design Methodology and Validity Verification of EM Attack Sensor.- A New Framework for Constraint-Based Probabilistic Template Side Channel Attacks.- How to Estimate the Success Rate of Higher-Order Side-Channel Attacks.- Good Is Not Good Enough: Deriving Optimal Distinguishers from Communication Theory.- New Attacks and Constructions.- “Ooh Aah... Just a Little Bit” : A Small Amount of Side Channel Can Go a Long Way.- Destroying Fault Invariant with Randomization: A Countermeasure for AES against Differential Fault Attacks.- Reversing Stealthy Dopant-Level Circuits.- Constructing S-boxes for Lightweight Cryptography with FeistelStructure.- Countermeasures.- A Statistical Model for Higher Order DPA on Masked Devices.- Fast Evaluation of Polynomials over Binary Finite Fields and Application to Side-Channel Countermeasures.- Secure Conversion between Boolean and Arithmetic Masking of Any Order.- Making RSA–PSS Provably Secure against Non-random Faults.- Algorithm Specific SCA.- Side-Channel Attack against RSA Key Generation Algorithms.- Get Your Hands Off My Laptop: Physical Side-Channel Key-Extraction Attacks on PCs.- RSA Meets DPA: Recovering RSA Secret Keys from Noisy AnalogData.- Simple Power Analysis on AES Key Expansion Revisited.- ECC Implementations.- Efficient Pairings and ECC for Embedded Systems.- Curve41417: Karatsuba Revisited.- Implementations.- Cofactorization on Graphics Processing Units.- Enhanced Lattice-Based Signatures on Reconfigurable Hardware.- Compact Ring-LWE Cryptoprocessor.- Hardware Implementations of Symmetric Cryptosystems.- ICEPOLE: High-Speed, Hardware-Oriented Authenticated Encryption.- FPGA Implementations of SPRING: And Their Countermeasures against Side-Channel Attacks.- FOAM: Searching for Hardware-Optimal SPN Structures and Components with a Fair Comparison.- PUFs Secure Lightweight Entity Authentication with Strong PUFs: Mission Impossible?.- Efficient Power and TimingSide Channels for Physical Unclonable Functions.- Physical Characterization of Arbiter PUFs.- Bitline PUF: Building Native Challenge-Response PUF Capability into Any SRAM.- RNGs and SCA Issues in Hardware.- Embedded Evaluation of Randomness in Oscillator Based ElementaryTRNG.- Entropy Evaluation for Oscillator-Based True Random Number Generators.- Side-Channel Leakage through Static Power: Should We Care about in Practice.- Gate-Level Masking under a Path-Based Leakage Metric.- Early Propagation and Imbalanced Routing, How to Diminish inFPGAs.