Cantitate/Preț
Produs
Total produse
Vezi coșul
Advanced Chip Design, Practical Examples in Verilog de Mishra, MR Kishore K

Advanced Chip Design, Practical Examples in Verilog

Autor Mishra, MR Kishore K
en Limba Engleză Paperback – 16 apr 2013

Suntem de părere că tranziția de la conceptele teoretice ale facultății la rigoarea proiectării industriale de circuite integrate reprezintă un prag critic pentru orice inginer. Cititorul care a aplicat ideile din Principles of Verilog Digital Design de Wen-Long Chin va găsi aici continuarea firească, trecând de la fundamentele limbajului la complexitatea arhitecturală a sistemelor SoC (System on Chip). În timp ce alte lucrări se limitează la sintaxa Verilog, Advanced Chip Design, Practical Examples in Verilog tratează designul ca pe un proces integrat hardware-software.

Structura volumului semnat de Mishra, MR Kishore K este pragmatică, fiind împărțită în două secțiuni majore. Prima parte disecă blocurile constructive digitale — de la LFSR și codificări 8b/10b, până la strategii complexe de arbitraj și design FIFO. Considerăm esențial modul în care autorul abordează problemele de sincronizare și latență, oferind soluții pentru creșterea throughput-ului prin execuție out-of-order și structuri de tip linked list implementate la nivel de hardware.

A doua parte a cărții ridică nivelul de abstractizare către arhitectura de sistem. Suntem impresionați de detalierea ierarhiilor de memorie, a protocoalelor de magistrală AHB/AXI și a managementului energiei. Capitolul dedicat protocoalelor seriale de mare viteză, precum PCI Express sau Thunderbolt, oferă specificații tehnice despre straturile PCS și PMA, elemente rareori explicate atât de aplicat. Tonul este unul tehnic, lipsit de artificii literare, concentrat pe exemple practice de cod RTL care pot fi direct adaptate în proiecte reale de Createspace.

Citește tot Restrânge

Preț: 27047 lei

Preț vechi: 33809 lei
-20%

Puncte Express: 406

Carte disponibilă

Livrare economică 05-19 mai

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă

Specificații

ISBN-13: 9781482593334
ISBN-10: 1482593335
Pagini: 728
Dimensiuni: 3 x 25 x 17 mm
Greutate: 1.24 kg
Editura: Createspace

De ce să citești această carte

Recomandăm această lucrare inginerilor de sistem care doresc să stăpânească arhitectura SoC dincolo de simpla scriere a codului. Este un ghid tehnic dens, de peste 700 de pagini, ce oferă soluții concrete pentru problemele de design de mare viteză și consum redus. Veți câștiga o înțelegere profundă a interacțiunii dintre hardware, BIOS și sistemul de operare, esențială pentru dezvoltarea de circuite integrate moderne.

Descriere

Designing a complex ASIC/SoC is similar to learning a new language to start with and ultimately creating a masterpiece using experience, imagination, and creativity. Digital design starts with RTL such as Verilog or VHDL, but it is only the beginning. A complete designer needs to have a good understanding of the Verilog language, digital design techniques, system architecture, IO protocols, and hardware-software interaction. Some of it will come from experience, and some will come with concerted effort. Graduating from college and entering into the world of digital system design becomes an overwhelming task, as not all the information is readily available. In this book, we have made an effort to explain the concepts in a simple way with real-world examples in Verilog. The book is intended for digital and system design engineers with emphasis on design and system architecture. The book is broadly divided into two sections - chapters 1 through 10, focusing on the digital design aspects and chapters 11 through 20, focusing on the system aspects of chip design. This book can be used by students taking digital design and chip design courses in college and availing it as a guide in their professional careers. Chapter 3 focuses on the synthesizable Verilog constructs, with examples on reusable design (parameterized design, functions, and generate structure). Chapter 5 describes the basic concepts in digital design - logic gates, truth table, De Morgan's theorem, set-up and hold time, edge detection, and number system. Chapter 6 goes into details of digital design explaining larger building blocks such as LFSR, scrambler/descramblers, error detection and correction, parity, CRC, Gray encoding/decoding, priority encoders, 8b/10b encoding, data converters, and synchronization techniques. Chapter 7 and 8 bring in advanced concepts in chip design and architecture - clocking and reset strategy, methods to increase throughput and reduce latency, flow-control mechanisms, pipeline operation, out-of-order execution, FIFO design, state machine design, arbitration, bus interfaces, linked list structure, and LRU usage and implementation. Chapter 9 and 10 describe how to build and design ASIC/SoC. It talks about chip micro-architecture, portioning, datapath, control logic design, and other aspects of chip design such as clock tree, reset tree, and EEPROM. It also covers good design practices, things to avoid and adopt, and best practices for high-speed design. The second part of the book is devoted to System architecture, design, and IO protocols. Chapter 11 talks about memory, memory hierarchy, cache, interrupt, types of DMA and DMA operation. There is Verilog RTL for a typical DMA controller design that explains the scatter-gather DMA concept. Chapter12 describes hard drive, solid-state drive, DDR operation, and other parts of a system such as BIOS, OS, drivers, and their interaction with hardware. Chapter 13 describes embedded systems and internal buses such as AHB, AXI used in embedded design. It describes the concept of transparent and non-transparent bridging. Chapter 14 and chapter 15 bring in practical aspects of chip development - testing, DFT, scan, ATPG, and detailed flow of the chip development cycle (Synthesis, Static timing, and ECO). Chapter 16 and chapter 17 are on power saving and power management protocols. Chapter 16 has a detailed description of various power savings techniques (frequency variation, clock gating, and power well isolation). Chapter 17 talks about Power Management protocols such as system S states, CPU C states, and device D states. Chapter 18 explains the architecture behind serial-bus technology, PCS, and PMA layer. It describes clocking architecture and advanced concepts such as elasticity FIFO, channel bonding (deskewing), link aggregation, and lane reversal. Chapter 19 and 20 are devoted to serial bus protocols (PCI Express, Serial ATA, USB, Thunderbolt, and Ethernet) and their operation.